From WikiChip
Difference between revisions of "intel/xeon e5/e5-2699a v4"
< intel‎ | xeon e5

m (Bot: moving all {{mpu}} to {{chip}})
 
(3 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{intel title|Xeon E5-2699A v4}}
 
{{intel title|Xeon E5-2699A v4}}
 
{{chip
 
{{chip
−
| name               = Xeon E5-2699A v4
+
|name=Xeon E5-2699A v4
−
| no image           = Yes
+
|no image=Yes
−
| image              =
+
|designer=Intel
−
| image size          =
+
|manufacturer=Intel
−
| caption            =
+
|model number=E5-2699A v4
−
| designer           = Intel
+
|part number=CM8066003197800
−
| manufacturer       = Intel
+
|s-spec=SR30Y
−
| model number       = E5-2699A v4
+
|s-spec qs=QLPM
−
| part number         = CM8066003197800
+
|market=Server
−
| part number 2      =  
+
|first announced=October 25, 2016
−
| part number 3      =
+
|first launched=October 25, 2016
−
| part number 4      =  
+
|release price=$4938
−
| market             = Server
+
|family=Xeon E5
−
| first announced     = October 25, 2016
+
|series=E5-2000
−
| first launched     = October 25, 2016
+
|locked=Yes
−
| last order          =
+
|frequency=2,400 MHz
−
| last shipment      =
+
|turbo frequency1=3,600 MHz
−
| release price       = $4938
+
|turbo frequency2=3,600 MHz
−
 
+
|turbo frequency3=3,400 MHz
−
| family             = Xeon E5
+
|turbo frequency4=3,300 MHz
−
| series             = E5-2000
+
|turbo frequency5=3,200 MHz
−
| locked             = Yes
+
|turbo frequency6=3,100 MHz
−
| frequency           = 2,400 MHz
+
|turbo frequency7=3,000 MHz
−
| turbo frequency    = Yes
+
|turbo frequency8=3,000 MHz
−
| turbo frequency1    = 3,600 MHz
+
|turbo frequency9=3,000 MHz
−
| turbo frequency2    =  
+
|turbo frequency10=3,000 MHz
−
| bus type           = QPI
+
|turbo frequency11=3,000 MHz
−
| bus speed           = 4,800 MHz
+
|turbo frequency12=3,000 MHz
−
| bus rate           = 9.6 GT/s
+
|turbo frequency13=3,000 MHz
−
| bus links          = 2
+
|turbo frequency14=3,000 MHz
−
| clock multiplier   = 24
+
|turbo frequency15=3,000 MHz
−
| s-spec              = SR30Y
+
|turbo frequency16=3,000 MHz
−
| s-spec es          =
+
|turbo frequency17=3,000 MHz
−
| s-spec qs          =
+
|turbo frequency18=3,000 MHz
−
| cpuid               = 406F1
+
|turbo frequency19=3,000 MHz
−
 
+
|turbo frequency20=3,000 MHz
−
| microarch           = Broadwell
+
|turbo frequency21=3,000 MHz
−
| platform           = Grantley EP 2S
+
|turbo frequency22=3,000 MHz
−
| chipset             = C610 Series
+
|turbo frequency=Yes
−
| core name           = Broadwell EP
+
|bus type=QPI
−
| core family         = 6
+
|bus speed=4,800 MHz
−
| core model         = 4F
+
|bus links=2
−
| core stepping       = B0
+
|bus rate=9.6 GT/s
−
| process             = 14 nm
+
|clock multiplier=24
−
| transistors         = 7,200,000,000
+
|cpuid=406F1
−
| technology         = CMOS
+
|microarch=Broadwell
−
| die size            = 456.12 mm²
+
|platform=Grantley EP 2S
−
| word size           = 64 bit
+
|chipset=C610 Series
−
| core count         = 22
+
|core name=Broadwell EP
−
| thread count       = 44
+
|core family=6
−
| max cpus            = 2
+
|core model=4F
−
| max memory         = 1,536 GiB
+
|core stepping=B0
−
 
+
|process=14 nm
−
 
+
|transistors=7,200,000,000
−
| v core             = 1.82 V
+
|technology=CMOS
−
| v core tolerance    =
+
|word size=64 bit
−
| v io               = 1.2 V
+
|core count=22
−
| v io tolerance     = 3%
+
|thread count=44
−
| sdp                =
+
|max memory=1,536 GiB
−
| tdp                 = 145 W
+
|max cpus=2
−
| ctdp down          =
+
|v core=1.82 V
−
| ctdp down frequency =
+
|v io=1.2 V
−
| ctdp up            =
+
|v io tolerance=3%
−
| ctdp up frequency  =
+
|tdp=145 W
−
| tjunc min          =
+
|tcase min=0 °C
−
| tjunc max          =
+
|tcase max=? °C
−
| tcase min           = 0 °C
+
|tstorage min=-25 °C
−
| tcase max           = ? °C
+
|tstorage max=125 °C
−
| tstorage min       = -25 °C
+
|die size=456.12 mm²
−
| tstorage max       = 125 °C
+
|packaging=Yes
−
 
+
|package 0=FCLGA-2011-v3
−
| packaging           = Yes
+
|package 0 type=FCLGA
−
| package 0           = FCLGA-2011-v3
+
|package 0 pins=2011
−
| package 0 type     = FCLGA
+
|package 0 pitch=0.8814 mm
−
| package 0 pins     = 2011
+
|package 0 width=52.5 mm
−
| package 0 pitch     = 0.8814 mm
+
|package 0 length=45.0 mm
−
| package 0 width     = 52.5 mm
+
|package 0 height=5.316 mm
−
| package 0 length   = 45.0 mm
+
|socket 0=LGA-2011-v3
−
| package 0 height   = 5.316 mm
+
|socket 0 type=LGA
−
| socket 0           = LGA-2011-v3
 
−
| socket 0 type       = LGA
 
 
}}
 
}}
 
The '''Xeon E5-2699A v4''' is a {{arch|64}} [[docosa-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for segment-optimized 2S environments (2U Square form factors). Operating at 2.4 GHz with a {{intel|turbo boost}} frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}).
 
The '''Xeon E5-2699A v4''' is a {{arch|64}} [[docosa-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for segment-optimized 2S environments (2U Square form factors). Operating at 2.4 GHz with a {{intel|turbo boost}} frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}).
Line 133: Line 131:
 
== Features ==  
 
== Features ==  
 
{{x86 features
 
{{x86 features
−
| em64t      = Yes
+
|real=Yes
−
| nx         = Yes
+
|protected=Yes
−
| txt        = Yes
+
|smm=No
−
| tsx        = Yes
+
|fpu=No
−
| vpro        = Yes
+
|x8616=No
−
| ht          = Yes
+
|x8632=No
−
| tbt1        =  
+
|x8664=Yes
−
| tbt2        = Yes
+
|nx=Yes
−
| tbmt3      =  
+
|mmx=Yes
−
| bpt        =  
+
|emmx=No
−
| vt-x        = Yes
+
|sse=Yes
−
| vt-d        = Yes
+
|sse2=Yes
−
| ept        = Yes
+
|sse3=Yes
−
| mmx        = Yes
+
|ssse3=Yes
−
| sse        = Yes
+
|sse41=Yes
−
| sse2        = Yes
+
|sse42=No
−
| sse3        = Yes
+
|sse4a=No
−
| ssse3      = Yes
+
|sse_gfni=No
−
| sse4.1      = Yes
+
|avx=Yes
−
| sse4.2      = Yes
+
|avx_gfni=No
−
| aes        = Yes
+
|avx2=Yes
−
| pclmul      = Yes
+
|avx512f=No
−
| avx        = Yes
+
|avx512cd=No
−
| avx2        = Yes
+
|avx512er=No
−
| bmi        = Yes
+
|avx512pf=No
−
| bmi1        = Yes
+
|avx512bw=No
−
| bmi2        = Yes
+
|avx512dq=No
−
| f16c        = Yes
+
|avx512vl=No
−
| fma3        = Yes
+
|avx512ifma=No
−
| mpx        =  
+
|avx512vbmi=No
−
| sgx        =  
+
|avx5124fmaps=No
−
| eist        = Yes
+
|avx512vnni=No
−
| secure key  = Yes
+
|avx5124vnniw=No
−
| os guard    = Yes
+
|avx512vpopcntdq=No
−
| intel at    =  
+
|avx512gfni=No
−
| intel ipt  =  
+
|avx512vaes=No
 +
|avx512vbmi2=No
 +
|avx512bitalg=No
 +
|avx512vpclmulqdq=No
 +
|abm=No
 +
|tbm=No
 +
|bmi1=Yes
 +
|bmi2=Yes
 +
|fma3=Yes
 +
|fma4=No
 +
|aes=Yes
 +
|rdrand=No
 +
|sha=No
 +
|xop=No
 +
|adx=No
 +
|clmul=No
 +
|f16c=Yes
 +
|bfloat16=No
 +
|tbt1=Yes
 +
|tbt2=Yes
 +
|tbmt3=Yes
 +
|tvb=No
 +
|bpt=No
 +
|eist=Yes
 +
|sst=No
 +
|flex=No
 +
|fastmem=No
 +
|ivmd=No
 +
|intelnodecontroller=No
 +
|intelnode=No
 +
|kpt=No
 +
|tme=No
 +
|mktme=No
 +
|ptt=No
 +
|intelrunsure=No
 +
|mbe=No
 +
|isrt=No
 +
|sba=No
 +
|mwt=No
 +
|sipp=No
 +
|att=Yes
 +
|ipt=No
 +
|tsx=Yes
 +
|txt=Yes
 +
|ht=Yes
 +
|vpro=Yes
 +
|vtx=No
 +
|vtd=No
 +
|ept=Yes
 +
|mpx=No
 +
|sgx=No
 +
|securekey=No
 +
|osguard=No
 +
|intqat=No
 +
|dlboost=No
 +
|3dnow=No
 +
|e3dnow=No
 +
|smartmp=No
 +
|powernow=No
 +
|amdvi=No
 +
|amdv=No
 +
|amdsme=No
 +
|amdtsme=No
 +
|amdsev=No
 +
|rvi=No
 +
|smt=No
 +
|sensemi=No
 +
|xfr=No
 +
|xfr2=No
 +
|mxfr=No
 +
|amdpb=No
 +
|amdpb2=No
 +
|amdpbod=No
 +
|em64t=Yes
 +
|vt-x=Yes
 +
|vt-d=Yes
 +
|sse4_1=Yes
 +
|sse4_2=Yes
 +
|pclmul=Yes
 +
|bmi=Yes
 +
|secure key=Yes
 +
|os guard=Yes
 
}}
 
}}
  

Latest revision as of 16:28, 14 November 2023

Edit Values
Xeon E5-2699A v4
General Info
DesignerIntel
ManufacturerIntel
Model NumberE5-2699A v4
Part NumberCM8066003197800
S-SpecSR30Y
QLPM (QS)
MarketServer
IntroductionOctober 25, 2016 (announced)
October 25, 2016 (launched)
Release Price$4938
ShopAmazon
General Specs
FamilyXeon E5
SeriesE5-2000
LockedYes
Frequency2,400 MHz
Turbo FrequencyYes
Turbo Frequency3,600 MHz (1 core),
3,600 MHz (2 cores),
3,400 MHz (3 cores),
3,300 MHz (4 cores),
3,200 MHz (5 cores),
3,100 MHz (6 cores),
3,000 MHz (7 cores),
3,000 MHz (8 cores),
3,000 MHz (9 cores),
3,000 MHz (10 cores),
3,000 MHz (11 cores),
3,000 MHz (12 cores),
3,000 MHz (13 cores),
3,000 MHz (14 cores),
3,000 MHz (15 cores),
3,000 MHz (16 cores),
3,000 MHz (17 cores),
3,000 MHz (18 cores),
3,000 MHz (19 cores),
3,000 MHz (20 cores),
3,000 MHz (21 cores),
3,000 MHz (22 cores)
Bus typeQPI
Bus speed4,800 MHz
Bus rate2 × 9.6 GT/s
Clock multiplier24
CPUID406F1
Microarchitecture
MicroarchitectureBroadwell
PlatformGrantley EP 2S
ChipsetC610 Series
Core NameBroadwell EP
Core Family6
Core Model4F
Core SteppingB0
Process14 nm
Transistors7,200,000,000
TechnologyCMOS
Die456.12 mm²
Word Size64 bit
Cores22
Threads44
Max Memory1,536 GiB
Multiprocessing
Max SMP2-Way (Multiprocessor)
Electrical
Vcore1.82 V
VI/O1.2 V ± 3%
TDP145 W
Tcase0 °C – ? °C
Tstorage-25 °C – 125 °C

The Xeon E5-2699A v4 is a 64-bit docosa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for segment-optimized 2S environments (2U Square form factors). Operating at 2.4 GHz with a turbo boost frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a 14 nm process (based on Broadwell).

Cache[edit]

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 704 KiB
720,896 B
0.688 MiB
22x32 KiB 8-way set associative (per core, write-back)
L1D$ 704 KiB
720,896 B
0.688 MiB
22x32 KiB 8-way set associative (per core, write-back)
L2$ 5.5 MiB
5,632 KiB
5,767,168 B
0.00537 GiB
22x256 KiB 8-way set associative (per core, write-back)
L3$ 55 MiB
56,320 KiB
57,671,680 B
0.0537 GiB
22x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics[edit]

This microprocessor has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type DDR4-2400
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes40
Configsx4, x16


Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
F16C16-bit Floating Point Conversion
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
NXNo-eXecute
HTHyper-Threading
TBT 1.0Turbo Boost Technology 1.0
TBT 2.0Turbo Boost Technology 2.0
TBMT 3.0Turbo Boost Max Technology 3.0
EISTEnhanced SpeedStep Technology
TXTTrusted Execution Technology (SMX)
vProIntel vPro
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
ATTAnti-Theft Technology

Benchmarks[edit]

[Edit Benchmarks]

Test: SPEC CPU2017
Tested: 2016-12-10 10:49:26-0500
Chips: 2, Cores: 44, Copies: 88
benchmarks.svg
Vendor: Fujitsu
System: PRIMERGY RX2560 M2, Intel Xeon E5-2699A v4, 2.40GHz
SPECrate2017_fp_base: 149
Test: SPEC CPU2017
Tested: 2016-12-11 03:26:03-0500
Chips: 2, Cores: 44, Copies: 88
benchmarks.svg
Vendor: Fujitsu
System: PRIMERGY RX2560 M2, Intel Xeon E5-2699A v4, 2.40GHz
SPECrate2017_int_base: 164
Test: SPEC CPU2017
Tested: 2016-12-07 11:54:06-0500
Chips: 2, Cores: 44, Copies: 88
benchmarks.svg
Vendor: HPE
System: ProLiant DL360 Gen9 (2.40 GHz, Intel Xeon E5-2699A v4)
SPECrate2017_fp_base: 149
SPECrate2017_fp_peak: 149
Test: SPEC CPU2017
Tested: 2016-12-09 13:58:28-0500
Chips: 2, Cores: 44, Copies: 88
benchmarks.svg
Vendor: HPE
System: ProLiant DL380 Gen9 (2.40 GHz, Intel Xeon E5-2699A v4)
SPECrate2017_fp_base: 147
SPECrate2017_fp_peak: 148
Test: SPEC CPU2017
Tested: 2017-08-22 07:20:59-0400
Chips: 2, Cores: 44, Copies: 88
benchmarks.svg
Vendor: Supermicro
System: SuperServer 2028U-TR4T+ (X10DRU-i+, Intel Xeon E5-2699A v4)
SPECrate2017_int_base: 162
SPECrate2017_int_peak: 173
Test: SPEC CPU2017
Tested: 2017-08-22 20:56:45-0400
Chips: 2, Cores: 44, Copies: 88
benchmarks.svg
Vendor: Supermicro
System: SuperServer 2028U-TR4T+ (X10DRU-i+, Intel Xeon E5-2699A v4)
SPECrate2017_fp_base: 149
SPECrate2017_fp_peak: 149
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2699a_v4&oldid=101969"
Facts about "Xeon E5-2699A v4 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon E5-2699A v4 - Intel#io +, Xeon E5-2699A v4 - Intel +, Xeon E5-2699A v4 - Intel +, Xeon E5-2699A v4 - Intel +, Xeon E5-2699A v4 - Intel +, Xeon E5-2699A v4 - Intel + and Xeon E5-2699A v4 - Intel +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Extended Page Tables + and Transactional Synchronization Extensions +
has intel enhanced speedstep technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
l1d$ description8-way set associative +
l1d$ size704 KiB (720,896 B, 0.688 MiB) +
l1i$ description8-way set associative +
l1i$ size704 KiB (720,896 B, 0.688 MiB) +
l2$ description8-way set associative +
l2$ size5.5 MiB (5,632 KiB, 5,767,168 B, 0.00537 GiB) +
l3$ description20-way set associative +
l3$ size55 MiB (56,320 KiB, 57,671,680 B, 0.0537 GiB) +
max pcie lanes40 +