From WikiChip
Difference between revisions of "intel/xeon e5/e5-2683 v4"
< intel‎ | xeon e5

m (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}})
m (Bot: moving all {{mpu}} to {{chip}})
 
(One intermediate revision by the same user not shown)
Line 1: Line 1:
 
{{intel title|Xeon E5-2683 v4}}
 
{{intel title|Xeon E5-2683 v4}}
−
{{mpu
+
{{chip
 
| name                = Xeon E5-2683 v4
 
| name                = Xeon E5-2683 v4
 
| no image            = Yes
 
| no image            = Yes
Line 139: Line 139:
  
 
== Expansions ==
 
== Expansions ==
−
{{mpu expansions
+
{{expansions
 
| pcie revision      = 3.0
 
| pcie revision      = 3.0
 
| pcie lanes        = 40
 
| pcie lanes        = 40

Latest revision as of 16:28, 13 December 2017

Edit Values
Xeon E5-2683 v4
General Info
DesignerIntel
ManufacturerIntel
Model NumberE5-2683 v4
Part NumberCM8066002023604
S-SpecSR2JT
QK7K (QS)
MarketServer
IntroductionJune 20, 2016 (announced)
June 20, 2016 (launched)
Release Price$1846.00
ShopAmazon
General Specs
FamilyXeon E5
SeriesE5-2000
LockedYes
Frequency2,100 MHz
Turbo FrequencyYes
Turbo Frequency3,000 MHz (1 core),
3,000 MHz (2 cores),
2,800 MHz (3 cores),
2,700 MHz (4 cores),
2,600 MHz (5 cores),
2,600 MHz (6 cores),
2,600 MHz (7 cores),
2,600 MHz (8 cores),
2,600 MHz (9 cores),
2,600 MHz (10 cores),
2,600 MHz (11 cores),
2,600 MHz (12 cores),
2,600 MHz (13 cores),
2,600 MHz (14 cores),
2,600 MHz (15 cores),
2,600 MHz (16 cores)
Bus typeQPI
Bus speed4,800 MHz
Bus rate2 × 9.6 GT/s
Clock multiplier21
CPUID406F1
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureBroadwell
PlatformGrantley EP 2S
ChipsetC610 Series
Core NameBroadwell EP
Core Family6
Core Model4F
Core SteppingB0
Process14 nm
Transistors7,200,000,000
TechnologyCMOS
Die456.12 mm²
Word Size64 bit
Cores16
Threads32
Max Memory1,536 GiB
Multiprocessing
Max SMP2-Way (Multiprocessor)
Electrical
Vcore1.82 V
VI/O1.2 V ± 3%
TDP120 W
Tcase0 °C – 84 °C
Tstorage-25 °C – 125 °C

The Xeon E5-2683 v4 is a 64-bit hexadeca-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for segment-optimized 2S environments (1U Square form factors). Operating at 2.1 GHz with a turbo boost frequency of 3 GHz for a single active core, this MPU has a TDP of 120 W and is manufactured on a 14 nm process (based on Broadwell).

Cache[edit]

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 512 KiB
524,288 B
0.5 MiB
16x32 KiB 8-way set associative (per core, write-back)
L1D$ 512 KiB
524,288 B
0.5 MiB
16x32 KiB 8-way set associative (per core, write-back)
L2$ 4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
16x256 KiB 8-way set associative (per core, write-back)
L3$ 40 MiB
40,960 KiB
41,943,040 B
0.0391 GiB
16x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics[edit]

This microprocessor has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type DDR4-2400
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes40
Configsx4, x16


Features[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2683_v4&oldid=71001"
Facts about "Xeon E5-2683 v4 - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size512 KiB (524,288 B, 0.5 MiB) +
l1i$ description8-way set associative +
l1i$ size512 KiB (524,288 B, 0.5 MiB) +
l2$ description8-way set associative +
l2$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
l3$ description20-way set associative +
l3$ size40 MiB (40,960 KiB, 41,943,040 B, 0.0391 GiB) +