From WikiChip
Difference between revisions of "amd/ryzen 3/pro 1200"
m (val rep) |
(Replaced package module by package name.) |
||
(3 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{amd title|Ryzen 3 PRO 1200}} | {{amd title|Ryzen 3 PRO 1200}} | ||
− | {{ | + | {{chip |
|future=Yes | |future=Yes | ||
|name=Ryzen 3 PRO 1200 | |name=Ryzen 3 PRO 1200 | ||
Line 25: | Line 25: | ||
|core family=23 | |core family=23 | ||
|core model=1 | |core model=1 | ||
− | |core stepping= | + | |core stepping=B1 |
|process=14 nm | |process=14 nm | ||
|transistors=4,800,000,000 | |transistors=4,800,000,000 | ||
Line 36: | Line 36: | ||
|max memory=64 GiB | |max memory=64 GiB | ||
|tdp=65 W | |tdp=65 W | ||
− | |package | + | |package name 1=amd,socket am4 |
}} | }} | ||
'''Ryzen 3 PRO 1200''' is a {{arch|64}} [[quad-core]] mid-range performance [[x86]] workstation microprocessor introduced by [[AMD]] in mid-[[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The PRO 1200 operates at a base frequency of 3.1 GHz with a [[TDP]] of 65 W and a {{amd|Precision Boost|Boost}} frequency of 3.4 GHz. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory. | '''Ryzen 3 PRO 1200''' is a {{arch|64}} [[quad-core]] mid-range performance [[x86]] workstation microprocessor introduced by [[AMD]] in mid-[[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The PRO 1200 operates at a base frequency of 3.1 GHz with a [[TDP]] of 65 W and a {{amd|Precision Boost|Boost}} frequency of 3.4 GHz. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory. | ||
Line 122: | Line 122: | ||
|avx=Yes | |avx=Yes | ||
|avx2=Yes | |avx2=Yes | ||
− | + | |avx512f=No | |
+ | |avx512cd=No | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=No | ||
+ | |avx512dq=No | ||
+ | |avx512vl=No | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=No | ||
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Line 144: | Line 155: | ||
|flex=No | |flex=No | ||
|fastmem=No | |fastmem=No | ||
+ | |ivmd=No | ||
+ | |intelnodecontroller=No | ||
+ | |intelnode=No | ||
+ | |kpt=No | ||
+ | |ptt=No | ||
+ | |intelrunsure=No | ||
+ | |mbe=No | ||
|isrt=No | |isrt=No | ||
|sba=No | |sba=No | ||
Line 161: | Line 179: | ||
|securekey=No | |securekey=No | ||
|osguard=No | |osguard=No | ||
+ | |intqat=No | ||
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No | ||
Line 174: | Line 193: | ||
|sensemi=Yes | |sensemi=Yes | ||
|xfr=No | |xfr=No | ||
+ | |mxfr=No | ||
+ | |amdpb=Yes | ||
+ | |amdpb2=No | ||
}} | }} |
Latest revision as of 22:55, 25 March 2023
Edit Values | |
Ryzen 3 PRO 1200 | |
General Info | |
Designer | AMD |
Manufacturer | GlobalFoundries |
Model Number | PRO 1200 |
Part Number | YD120BBBM4KAE |
Market | Desktop |
Introduction | June 29, 2017 (announced) |
Shop | Amazon |
General Specs | |
Family | Ryzen 3 |
Series | Ryzen PRO |
Locked | No |
Frequency | 3,100 MHz |
Turbo Frequency | 3,400 MHz (1 core) |
Bus rate | 4 × 8 GT/s |
Clock multiplier | 31 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen |
Chipset | Promontory |
Core Name | Summit Ridge |
Core Family | 23 |
Core Model | 1 |
Core Stepping | B1 |
Process | 14 nm |
Transistors | 4,800,000,000 |
Technology | CMOS |
Die | 213 mm² |
Word Size | 64 bit |
Cores | 4 |
Threads | 4 |
Max Memory | 64 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 65 W |
Packaging | |
Package | OPGA-1331 |
Package Type | Organic Micro Pin Grid Array |
Dimension | 40 mm × 40 mm |
Pitch | 1 mm |
Contacts | 1331 |
Socket | Socket AM4 |
Ryzen 3 PRO 1200 is a 64-bit quad-core mid-range performance x86 workstation microprocessor introduced by AMD in mid-2017. This processor is based on AMD's Zen microarchitecture and is fabricated on a 14 nm process. The PRO 1200 operates at a base frequency of 3.1 GHz with a TDP of 65 W and a Boost frequency of 3.4 GHz. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory.
Cache[edit]
- Main article: Zen § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
[Edit] Memory Configurations | |||
---|---|---|---|
Dual Channel | Single Rank | 2 DIMMs | DDR4-2666 |
4 DIMMs | DDR4-2133 | ||
Double Rank | 2 DIMMs | DDR4-2400 | |
4 DIMMs | DDR4-1866 |
Expansions[edit]
This processors has 20 PCIe lanes: 16 for a DGP and 4 for storage (NVMe or 2 ports SATA Express).
Expansion Options
|
||||||||||||||||||||||||||||
|
- eMMC, LPC, SMBus, SPI/eSPI
Audio[edit]
Support Azalia High Definition Audio
Graphics[edit]
This processor has no integrated graphics.
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Ryzen 3 PRO 1200 - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Ryzen 3 PRO 1200 - AMD#io + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd sensemi technology | true + |
has amd transparent secure memory encryption technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
l1$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
max memory bandwidth | 39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 20 + |
supported memory type | DDR4-2666 + |