Latest revision as of 15:32, 13 December 2017

Edit Values
R-Car V2H
General Info
Designer	Renesas, ARM Holdings
Manufacturer	TSMC
Model Number	V2H
Part Number	R8A7792
Market	Embedded
Introduction	August 28, 2014 (announced) October, 2016 (launched)
General Specs
Family	R-Car
Series	2nd Gen
Frequency	1,000 MHz
Microarchitecture
ISA	ARMv8 (ARM)
Microarchitecture	Cortex-A15
Core Name	Cortex-A15
Process	28 nm
Technology	CMOS
Word Size	64 bit
Cores	2
Threads	2
Multiprocessing
Max SMP	1-Way (Uniprocessor)
Electrical
Vcore	1.03 V
VI/O	3.3 V
Packaging
Package FCBGA-64 (BGA) Dimension 10 mm x 10 mm Pitch 0.40 mm Ball Count 64 Interconnect BGA-64

R-Car V2H is high-performance embedded 64-bit dual-core arm SoC designed by Renesas for the automotive industry and introduced in 2014. The V2H has two Cortex-A15 cores operating at 1 GHz and incorporates the Imagination PowerVR SGX531 GPU. This SoC supports up to DDR3-1600 memory.

Samples for the V2H were available starting September 2014 with Renesas expecting mass production to begin around October 2016 with combined production reaching a volume of 500,000 units per month by October 2017.

Cache[edit]

Main article: Cortex-A15 § Cache

[Edit/Modify Cache Info]

Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.

L1$ 128 KiB 131,072 B 0.125 MiB L1I$ 64 KiB 65,536 B 0.0625 MiB 2x32 KiB     L1D$ 64 KiB 65,536 B 0.0625 MiB 2x32 KiB     L2$ 1 MiB 1,024 KiB 1,048,576 B 9.765625e-4 GiB

Memory controller[edit]

[Edit/Modify Memory Info]

	Integrated Memory Controller
	Max Type DDR3-1600 Supports ECC Yes Controllers 1 Channels 1 Width 32 bit Max Bandwidth 5.96 GiB/s 6,103.04 MiB/s 6.4 GB/s 6,399.501 MB/s 0.00582 TiB/s 0.0064 TB/s Bandwidth Single 5.96 GiB/s

Expansions[edit]

• Flash ROM and SRAM Data bus width: 8/16 bit
• CAN 2 channels
• Ethernet AVB; 1000 Mbps, 100 Mbps, IEEE802.3 PHY

Graphics[edit]

[Edit/Modify IGP Info]

	Integrated Graphics Information
	GPU PowerVR SGX531 Designer Imagination Technologies

Features[edit]

[Edit/Modify Supported Features]

	Supported ARM Extensions & Processor Features
	VFPv4 Vector Floating Point (VFP) v4 Extension NEON Advanced SIMD extension TrustZone TrustZone Security Extensions

Block Diagram[edit]

Development Board ("BLANCHE")[edit]

• 210 mm x 160 mm
• R-Car V2H
• 64 MiB NOR & 4 MiB SPI flash memory
• 1 GB DDR3-DRAM-1600; 32-bit configuration
• 6 x video inputs
• EtherAVB (GMII/MII)
• SD card host interfaces
• Two CAN interfaces
• HDMI and RGB display-out
• switches, LEDs, I/O expansion headers
• JTAG debug/trace connectors
• expansion connectors
• Five-channel low-delay H.264/JPEG decoder
• Image recognition engines