From WikiChip
Difference between revisions of "intel/celeron/g3900t"
< intel‎ | celeron

m (Bot: moving all {{mpu}} to {{chip}})
 
(One intermediate revision by the same user not shown)
Line 1: Line 1:
 
{{intel title|Celeron G3900T}}
 
{{intel title|Celeron G3900T}}
−
{{mpu
+
{{chip
 
|name=Celeron G3900T
 
|name=Celeron G3900T
 
|image=skylake (fclga1151).png
 
|image=skylake (fclga1151).png
Line 154: Line 154:
 
|avx=Yes
 
|avx=Yes
 
|avx2=Yes
 
|avx2=Yes
−
|avx512=No
+
 
 
|abm=Yes
 
|abm=Yes
 
|tbm=No
 
|tbm=No

Latest revision as of 15:16, 13 December 2017

Edit Values
Celeron G3900T
skylake (fclga1151).png
General Info
DesignerIntel
ManufacturerIntel
Model NumberG3900T
MarketEmbedded
IntroductionOctober 19, 2015 (announced)
October 19, 2015 (launched)
ShopAmazon
General Specs
FamilyCeleron
Series3000
LockedYes
Frequency2,600 MHz
Bus typeDMI 3.0
Bus rate4 × 8 GT/s
Clock multiplier26
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureSkylake
ChipsetSunrise Point
Core NameSkylake S
Core Family6
Core Model94
Process14 nm
TechnologyCMOS
Die98.57 mm²
10.3 mm × 9.57 mm
Word Size64 bit
Cores2
Threads2
Max Memory64 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore0.55 V-1.52 V
TDP35 W
Tjunction0 °C – 100 °C
Tstorage-25 °C – 125 °C
Packaging
PackageFCLGA-1151 (LGA)
FC-LGA14C		FCLGA-1151.svg
Dimension37.5 mm x 37.5 mm x 4.4 mm
Pitch0.914 mm
Contacts1151
SocketLGA-1151

Celeron G3900T is a dual-core 64-bit x86 budget embedded desktop microprocessor introduced by Intel in late 2015. This processor, which is based on the Skylake microarchitecture and is fabricated on a 14 nm process, has a base frequency of 2.6 GHz with a TDP of 35 W. The G3900T incorporates the HD Graphics 510 IGP operating at 350 MHz and a turbo frequency of 950 MHz. This chip supports up to 64 GiB of dual-channel DDR4-2133 ECC memory.

Cache[edit]

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$128 KiB
131,072 B
0.125 MiB
L1I$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associative 
L1D$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associativewrite-back
L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  2x256 KiB4-way set associativewrite-back
L3$2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
  2x1 MiB write-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3L-1600, DDR4-2133
Supports ECCYes
Max Mem64 GiB
Controllers1
Channels2
Max Bandwidth31.79 GiB/s
32,552.96 MiB/s
34.134 GB/s
34,134.253 MB/s
0.031 TiB/s
0.0341 TB/s
Bandwidth
Single 15.89 GiB/s
Double 31.79 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes16
Configs1x16, 2x8, 1x8+2x4


Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUHD Graphics 510
DesignerIntelDevice ID0x1902
Execution Units12Max Displays3
Max Memory64 GiB
65,536 MiB
67,108,864 KiB
68,719,476,736 B
Frequency350 MHz
0.35 GHz
350,000 KHz
Burst Frequency950 MHz
0.95 GHz
950,000 KHz
OutputDP, eDP, HDMI, DVI
Max Resolution
HDMI4096x2304 @24 Hz
DP4096x2304 @60 Hz
eDP4096x2304 @60 Hz
Standards
DirectX12
OpenGL4.4
OpenCL2.0
DP1.2
eDP1.3
HDMI1.4a
Additional Features
Intel Quick Sync Video
Intel InTru 3D
Intel Clear Video
Intel Clear Video HD

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
EISTEnhanced SpeedStep Technology
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
SGXSoftware Guard Extensions
Secure KeySecure Key Technology
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/celeron/g3900t&oldid=70468"
Facts about "Celeron G3900T - Intel"
RDF feed
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +