Latest revision as of 15:17, 13 December 2017

Edit Values
Core i3-6157U
General Info
Designer	Intel
Manufacturer	Intel
Model Number	i3-6157U
Part Number	FJ8066202498907
S-Spec	SR2XA
Market	Mobile
Introduction	June, 2016 (announced) June, 2016 (launched)
Release Price	$304.00
Shop	Amazon
General Specs
Family	Core i3
Series	i3-6000
Locked	Yes
Frequency	2,400 MHz
Bus type	OPI
Bus rate	4 GT/s
Clock multiplier	24
Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Skylake
Core Name	Skylake U
Core Family	6
Core Model	78
Core Stepping	K1
Process	14 nm
Technology	CMOS
MCP	Yes (3 dies)
Word Size	64 bit
Cores	2
Threads	4
Max Memory	32 GiB
Multiprocessing
Max SMP	1-Way (Uniprocessor)
Electrical
Vcore	0.55 V-1.52 V
TDP	28 W
cTDP down	23 W
Tjunction	0 °C – 100 °C
Tstorage	-25 °C – 125 °C
Packaging
Package FCBGA-1356 (BGA) Dimension 42 mm x 24 mm x 1.3 mm Pitch 0.65 mm Ball Count 1356 Ball Comp SAC405 Interconnect BGA-1356

Core i3-6157U is a 64-bit dual-core entry-level performance x86 mobile microprocessor introduced by Intel in late 2016. Fabricated on a 14 nm process based on the Skylake microarchitecture, this processor operates at 2.4 GHz. The i3-6157U has a TDP of 28 W with a configurable TDP-down of 23 W. This chip incorporates the Iris Graphics 550 GPU operating at 300 MHz with a burst frequency of 1 GHz. This processor supports up to 32 GiB of non-ECC dual-channel DDR4-2133 memory. The 6157U comes with an additional 64 MiB of embedded DRAM side cache.

Cache[edit]

Main article: Skylake § Cache

[Edit/Modify Cache Info]

Cache Organization Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.

L1$ 128 KiB 131,072 B 0.125 MiB L1I$ 64 KiB 65,536 B 0.0625 MiB 2x32 KiB 8-way set associative   L1D$ 64 KiB 65,536 B 0.0625 MiB 2x32 KiB 8-way set associative write-back L2$ 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB     2x256 KiB 4-way set associative write-back L3$ 3 MiB 3,072 KiB 3,145,728 B 0.00293 GiB     2x1.5 MiB   write-back L4$ 64 MiB 65,536 KiB 67,108,864 B 0.0625 GiB

Memory controller[edit]

[Edit/Modify Memory Info]

	Integrated Memory Controller
	Max Type DDR4-2133, LPDDR3-1866, DDR3L-1600 Supports ECC No Max Mem 32 GiB Controllers 1 Channels 2 Max Bandwidth 31.79 GiB/s 32,552.96 MiB/s 34.134 GB/s 34,134.253 MB/s 0.031 TiB/s 0.0341 TB/s Bandwidth Single 15.89 GiB/s Double 31.79 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

	Expansion Options
	PCIe Revision 3.0 Max Lanes 12 Configs 1x4, 2x2, 1x2+2x1, 4x1

Graphics[edit]

The Iris Graphics 550 includes 64 MiB of side eDRAM cache in addition to everything else.

[Edit/Modify IGP Info]

Integrated Graphics Information

GPU Iris Graphics 550 Designer Intel Device ID 0x1927 Execution Units 48 Max Displays 3 Max Memory 32 GiB 32,768 MiB 33,554,432 KiB 34,359,738,368 B Frequency 300 MHz 0.3 GHz 300,000 KHz Burst Frequency 1,000 MHz 1 GHz 1,000,000 KHz Output DP, eDP, HDMI, DVI Max Resolution HDMI 4096x2304 @24 Hz DP 4096x2304 @60 Hz eDP 4096x2304 @60 Hz Standards DirectX 12 OpenGL 4.4 OpenCL 2.0 DP 1.2 eDP 1.3 HDMI 1.4a Additional Features Intel Quick Sync Video Intel InTru 3D Intel Clear Video Intel Clear Video HD

Features[edit]

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX MMX Extension EMMX Extended MMX Extension SSE Streaming SIMD Extensions SSE2 Streaming SIMD Extensions 2 SSE3 Streaming SIMD Extensions 3 SSSE3 Supplemental SSE3 SSE4.1 Streaming SIMD Extensions 4.1 SSE4.2 Streaming SIMD Extensions 4.2 AVX Advanced Vector Extensions AVX2 Advanced Vector Extensions 2 ABM Advanced Bit Manipulation BMI1 Bit Manipulation Instruction Set 1 BMI2 Bit Manipulation Instruction Set 2 FMA3 3-Operand Fused-Multiply-Add AES AES Encryption Instructions RdRand Hardware RNG ADX Multi-Precision Add-Carry CLMUL Carry-less Multiplication Extension F16C 16-bit Floating Point Conversion x86-16 16-bit x86 x86-32 32-bit x86 x86-64 64-bit x86 Real Real Mode Protected Protected Mode SMM System Management Mode FPU Integrated x87 FPU NX No-eXecute HT Hyper-Threading EIST Enhanced SpeedStep Technology VT-x VT-x (Virtualization) VT-d VT-d (I/O MMU virtualization) EPT Extended Page Tables (SLAT) MPX Memory Protection Extensions SGX Software Guard Extensions Secure Key Secure Key Technology SMEP OS Guard Technology Flex Memory Flex Memory Access ISRT Smart Response Technology MWT My WiFi Technology IPT Identity Protection Technology