From WikiChip
Difference between revisions of "intel/pentium (2009)/p6100"
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
|||
| (5 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
{{intel title|Pentium P6100}} | {{intel title|Pentium P6100}} | ||
| − | {{ | + | {{chip |
| name = Intel Pentium P6100 | | name = Intel Pentium P6100 | ||
| no image = yes | | no image = yes | ||
| Line 97: | Line 97: | ||
== Memory controller == | == Memory controller == | ||
{{memory controller | {{memory controller | ||
| − | |type=DDR3 | + | |type=DDR3 12800s |
|ecc=No | |ecc=No | ||
|max mem=8 GiB | |max mem=8 GiB | ||
| Line 162: | Line 162: | ||
|avx=No | |avx=No | ||
|avx2=No | |avx2=No | ||
| − | + | ||
|abm=No | |abm=No | ||
|tbm=No | |tbm=No | ||
Latest revision as of 22:15, 12 November 2020
| Edit Values | ||||||||||||
| Intel Pentium P6100 | ||||||||||||
| General Info | ||||||||||||
| Designer | Intel | |||||||||||
| Manufacturer | Intel | |||||||||||
| Model Number | P6100 | |||||||||||
| Part Number | CP80617004125AL | |||||||||||
| S-Spec | SLBUR | |||||||||||
| Market | Mobile | |||||||||||
| Introduction | September 26, 2010 (announced) September 26, 2010 (launched) | |||||||||||
| Shop | Amazon | |||||||||||
| General Specs | ||||||||||||
| Family | Pentium | |||||||||||
| Series | P6000 | |||||||||||
| Locked | Yes | |||||||||||
| Frequency | 1,999.99 MHz | |||||||||||
| Bus type | DMI 1.0 | |||||||||||
| Bus rate | 1 × 2.5 GT/s | |||||||||||
| Clock multiplier | 15 | |||||||||||
| CPUID | 0x20655 | |||||||||||
| Microarchitecture | ||||||||||||
| ISA | x86-64 (x86) | |||||||||||
| Microarchitecture | Westmere | |||||||||||
| Platform | Calpella | |||||||||||
| Chipset | Ibex Peak | |||||||||||
| Core Name | Arrandale | |||||||||||
| Core Family | 6 | |||||||||||
| Core Model | 37 | |||||||||||
| Core Stepping | K0 | |||||||||||
| Process | 32 nm | |||||||||||
| Transistors | 382,000,000 | |||||||||||
| Technology | CMOS | |||||||||||
| Die | 81 mm² | |||||||||||
| Word Size | 64 bit | |||||||||||
| Cores | 2 | |||||||||||
| Threads | 2 | |||||||||||
| Max Memory | 8 GiB | |||||||||||
| Multiprocessing | ||||||||||||
| Max SMP | 1-Way (Uniprocessor) | |||||||||||
| Electrical | ||||||||||||
| TDP | 35 W | |||||||||||
| Tjunction | 0 °C – 90 °C | |||||||||||
| Tstorage | -25 °C – 125 °C | |||||||||||
| Packaging | ||||||||||||
| ||||||||||||
| ||||||||||||
Pentium P6100 is a 64-bit dual-core x86 mobile microprocessor introduced by Intel in 2010. This processor operates at a frequency of 2.00 GHz and a TDP of 35 W. This MPU is manufactured on a 32 nm process based on the Westmere microarchitecture (Arrandale core). This processor incorporated the HD Graphics (Ironlake) IGP on the same package operating at a base frequency of 500.00 MHz and a burst frequency of 667.00 MHz.
Cache[edit]
- Main article: Westmere § Cache
|
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller[edit]
|
Integrated Memory Controller
|
||||||||||||||||
|
||||||||||||||||
Expansions[edit]
|
Expansion Options
|
||||||||
|
||||||||
Graphics[edit]
|
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||
Features[edit]
[Edit/Modify Supported Features]
|
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||
Facts about "Pentium P6100 - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Pentium P6100 - Intel#io + |
| device id | 0x0046 + |
| has ecc memory support | false + |
| has feature | Enhanced SpeedStep Technology + and Flex Memory Access + |
| has intel enhanced speedstep technology | true + |
| has intel flex memory access support | true + |
| integrated gpu | HD Graphics (Ironlake) + |
| integrated gpu base frequency | 500 MHz (0.5 GHz, 500,000 KHz) + |
| integrated gpu designer | Intel + |
| integrated gpu execution units | 12 + |
| integrated gpu max frequency | 667 MHz (0.667 GHz, 667,000 KHz) + |
| l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
| l3$ description | 12-way set associative + |
| l3$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |
| max memory bandwidth | 15.88 GiB/s (16,261.12 MiB/s, 17.051 GB/s, 17,051.02 MB/s, 0.0155 TiB/s, 0.0171 TB/s) + |
| max memory channels | 2 + |
| max pcie lanes | 16 + |
| supported memory type | DDR3-1066 + |