Difference between revisions of "mediatek/helio/mt6757cd"

	Edit Values
	Helio P25
	General Info
Designer	MediaTek,; ARM Holdings
Manufacturer	TSMC
Model Number	P25
Part Number	MT6757CD
Market	Mobile, Embedded
Introduction	September 22, 2016 (announced); February 8, 2017 (launched)
	General Specs
Family	Helio
Series	Helio P
Frequency	2,600 MHz
Bus type	AMBA 4 AXI
	Microarchitecture
ISA	ARMv8 (ARM)
Microarchitecture	Cortex-A53
Core Name	Cortex-A53
Process	16 nm
Technology	CMOS
Word Size	64 bit
Cores	8
Threads	8
Max Memory	6 GiB
	Multiprocessing
Max SMP	1-Way (Uniprocessor)

Latest revision as of 05:22, 30 March 2021

Helio P25 (MT6757CD) is a 64-bit octa-core ARM LTE system on a chip designed by MediaTek and launched in 2017. This SoC, which incorporates eight Cortex-A53 cores and is manufactured on TSMC's 16 nm process, operates at up to 2.5 GHz and supports up to 6 GiB of dual-channel LPDDR4X-3200 memory. This chip incorporates the Mali-T880 IGP operating at 1 GHz. This SoC has a modem supporting LTE User Equipment (UE) category 6.

The Helio P25 is identical to the Helio P20 apart from the higher clock speeds for both the CPU and GPU.

Cache[edit]

Main article: Cortex-A53 § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

512 KiB

524,288 B
0.5 MiB

L1I$	256 KiB 262,144 B 0.25 MiB	8x32 KiB	2-way set associative
L1D$	256 KiB 262,144 B 0.25 MiB	8x32 KiB	4-way set associative

L2$

2 MiB

2,048 KiB
2,097,152 B
0.00195 GiB

		2x1 MiB	16-way set associative

Memory controller[edit]

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	LPDDR4X-3200
Supports ECC	No
Max Mem	6 GiB
Controllers	1
Channels	2
Width	32 bit
Max Bandwidth	23.84 GiB/s 24,412.16 MiB/s 25.598 GB/s 25,598.005 MB/s 0.0233 TiB/s 0.0256 TB/s
Bandwidth	Single 11.92 GiB/s Double 23.84 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

Expansion Options

USB

Revision	2.0, 3.0
Ports	8

UART

GP I/O	Yes

Graphics[edit]

[Edit/Modify IGP Info]

Integrated Graphics Information

GPU

Mali-T880

Designer

ARM Holdings

Execution Units

2

Max Displays

2

Frequency

1,000 MHz

1 GHz
1,000,000 KHz

Output

DSI

Max Resolution

DSI	1920x1080

Standards

Direct3D	11.2
OpenGL	3.2
OpenCL	1.2
OpenGL ES	3.2
OpenVG	1.1
Vulkan	1.0

Wireless[edit]

Wireless Communications

Cellular

2G

CSD		Yes
GSM		Yes
GPRS		Yes
EDGE		Yes

3G

UMTS

TD-SCDMA	Yes
DC-HSDPA	Yes
HSUPA	Yes

4G

LTE Advanced

E-UTRAN	Yes
UE Cat	6

Image[edit]

Integrated image signal processor supports 24 MP
Supports image stabilization
Supports video stabilization
Supports noise reduction
Supports lens shading correction
Supports AE/AWB/AF
Supports edge enhancement
Supports face detection and visual tracking
Hardware JPEG encoder

Video[edit]

HEVC decoder 4k2k @ 30fps
H.264 decoder (30fps/40Mbps)
MPEG-4 / H.263 / H.264 / HEVC encoders @ 30fps

Audio[edit]

This section is empty; you can help add the missing info by editing this page.

Utilizing devices[edit]

Samsung Galaxy On Max
Gionee S10
Blackview BV8000pro
Blackview BV9000
Blackview P6000
DOOGEE MIX
DOOGEE S60
DOOGEE Y7 Plus
Vernee Mix 2
MAZE Alpha
Vernee Mars Pro
Bluboo S1
Elephone P8
Lenovo K8 Plus
Ulefone Armor 2
Ulefone T1
Meizu Pro 7
UMIDIGI S2 PRO
Oukitel Mix 2
DOOGEE Mix 2
Maze Alpha X
Infinix Zero 5/Infinix Zero Pro5
Conquest S11
Leagoo S8 Pro
Sony Xperia XA1/Sony XA1 Ultra
Blu Vivo X
Elephone P8
Maze Alpha X
Neffos N1
General Luxe Shahin
Infinix Hot 7
Vernee V1

This list is incomplete; you can help by expanding it.

@@ Line 1: / Line 1: @@
-{{mediatek title|Helio P25 (MT6757T)}}
+{{mediatek title|Helio P25 (MT6757CD)}}
-{{mpu
+{{chip
-| future              = Yes
+|name=Helio P25
-| name                = MediaTek Helio P25
+|no image=Yes
-| no image            = yes
+|designer=MediaTek
-| image               =
+|designer 2=ARM Holdings
-| image size          =
+|manufacturer=TSMC
-| caption             =
+|model number=P25
-| designer            = MediaTek
+|part number=MT6757CD
-| designer 2          = ARM Holdings
+|market=Mobile
-| manufacturer        = TSMC
+|market 2=Embedded
-| model number        = Helio P25
+|first announced=September 22, 2016
-| part number         = MT6757T
+|first launched=February 8, 2017
-| part number 2       = MTK6757T
+|family=Helio
-| market              = Mobile
+|series=Helio P
-| market 2            = Embedded
+|frequency=2,600 MHz
-| first announced     = September 22, 2016
+|bus type=AMBA 4 AXI
-| first launched      = 2017
+|isa=ARMv8
-| last order          =
+|isa family=ARM
-| last shipment       =
+|microarch=Cortex-A53
-| release price       =
+|core name=Cortex-A53
+|process=16 nm
-| family              = Helio
+|technology=CMOS
-| series              = Helio P
+|word size=64 bit
-| locked              =
+|core count=8
-| frequency           = 2,500 MHz
+|thread count=8
-| frequency 2         =
+|max cpus=1
-| bus type            = AMBA 4 AXI
+|max memory=6 GiB
-| bus speed           =
-| bus rate            =
-| bus links           =
-| clock multiplier    =
-| isa family          = ARM
-| isa                 = ARMv8
-| microarch           = Cortex-A53
-| platform            =
-| chipset             =
-| core name           = Cortex-A53
-| core family         =
-| core model          =
-| core stepping       =
-| process             = 16 nm
-| transistors         =
-| technology          = CMOS
-| die area            = <!-- XX mm² -->
-| die width           =
-| die length          =
-| word size           = 64 bit
-| core count          = 8
-| thread count        = 8
-| max cpus            = 1
-| max memory          = 4 GiB
-| electrical          =
-| power               =
-| v core              =
-| v core tolerance    =
-| v io                =
-| v io 2              =
-| v io 3              =
-| sdp                 =
-| tdp                 =
-| tdp typical         =
-| ctdp down           =
-| ctdp down frequency =
-| ctdp up             =
-| ctdp up frequency   =
-| temp min            =
-| temp max            =
-| tjunc min           =
-| tjunc max           =
-| tcase min           =
-| tcase max           =
-| tstorage min        = <!-- °C -->
-| tstorage max        =
-| tambient min        =
-| tambient max        =
-| packaging           =
-| package 0           =
-| package 0 type      =
-| package 0 pins      =
-| package 0 pitch     =
-| package 0 width     =
-| package 0 length    =
-| package 0 height    =
 }}
-'''Helio P25''' ('''MT6757T''') is a {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and set to be launched in [[2017]]. This SoC, which incorporates eight {{armh|Cortex-A53|l=arch}} cores and is manufactured on [[TSMC]]'s [[16 nm process]], operates at up to 2.5 GHz and supports dual-channel LPDDR4-1600. This chip incorporates the {{imgtec|Mali-T880}} [[IGP]] operating at 1 GHz. This SoC has a modem supporting [[LTE]] User Equipment (UE) category 6.
+'''Helio P25''' ('''MT6757CD''') is a {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and launched in [[2017]]. This SoC, which incorporates eight {{armh|Cortex-A53|l=arch}} cores and is manufactured on [[TSMC]]'s [[16 nm process]], operates at up to 2.5 GHz and supports up to 6 GiB of dual-channel LPDDR4X-3200 memory. This chip incorporates the {{imgtec|Mali-T880}} [[IGP]] operating at 1 GHz. This SoC has a modem supporting [[LTE]] User Equipment (UE) category 6.
 The Helio P25 is identical to the {{\\|Helio P20}} apart from the higher clock speeds for both the CPU and GPU.
@@ Line 108: / Line 49: @@
 == Memory controller ==
 {{memory controller
-|type=LPDDR3-933
+|type=LPDDR4X-3200
-|type 2=LPDDR4-1600
 |ecc=No
-|max mem=4 GiB
+|max mem=6 GiB
 |controllers=1
 |channels=2
+|width=32 bit
 |max bandwidth=23.84 GiB/s
 |bandwidth schan=11.92 GiB/s
@@ Line 189: / Line 130: @@
 == Video ==
-* h.264 encoder @ 30fps
+* HEVC decoder 4k2k @ 30fps
-* h.264, h.265 / HEVC decoder @ 30fps
+* H.264 decoder (30fps/40Mbps)
+* MPEG-4 / H.263 / H.264 / HEVC encoders @ 30fps
 == Audio ==
@@ Line 196: / Line 138: @@
 == Utilizing devices ==
-<!--
+* [[used by::Samsung Galaxy On Max]]
-* [[used by::xxxxxxxxxxxxxxxx]]
+* [[used by::Gionee S10]]
-* [[used by::xxxxxxxxxxxxxxxx]]
+* [[used by::Blackview BV8000pro]]
--->
+* [[used by::Blackview BV9000]]
+* [[used by::Blackview P6000]]
+* [[used by::DOOGEE MIX]]
+* [[used by::DOOGEE S60]]
+* [[used by::DOOGEE Y7 Plus]]
+* [[used by::Vernee Mix 2]]
+* [[used by::MAZE Alpha]]
+* [[used by::Vernee Mars Pro]]
+* [[used by::Bluboo S1]]
+* [[used by::Elephone P8]]
+* [[used by::Lenovo K8 Plus]]
+* [[used by::Ulefone Armor 2]]
+* [[used by::Ulefone T1]]
+* [[used by::Meizu Pro 7]]
+* [[used by::UMIDIGI S2 PRO]]
+* [[used by::Oukitel Mix 2]]
+* [[used by::DOOGEE Mix 2]]
+* [[used by::Maze Alpha X]]
+* [[used by::Infinix Zero 5]]/[[used by::Infinix Zero Pro5]]
+* [[used by::Conquest S11]]
+* [[used by::Leagoo S8 Pro]]
+* [[used by::Sony Xperia XA1]]/[[used by::Sony XA1 Ultra]]
+* [[used by::Blu Vivo X]]
+* [[used by::Elephone P8]]
+* [[used by::Maze Alpha X]]
+* [[used by::Neffos N1]]
+* [[used by::General Luxe Shahin]]
+* [[used by::Infinix Hot 7]]
+* [[used by::Vernee V1]]
 {{expand list}}

has 2g support	true +
has 3g support	true +
has 4g support	true +
has csd support	true +
has dc-hsdpa support	true +
has e-utran support	true +
has ecc memory support	false +
has edge support	true +
has gprs support	true +
has gsm support	true +
has hsupa support	true +
has lte advanced support	true +
has td-scdma support	true +
has umts support	true +
integrated gpu	Mali-T880 +
integrated gpu base frequency	1,000 MHz (1 GHz, 1,000,000 KHz) +
integrated gpu designer	ARM Holdings +
integrated gpu execution units	2 +
l1$ size	512 KiB (524,288 B, 0.5 MiB) +
l1d$ description	4-way set associative +
l1d$ size	256 KiB (262,144 B, 0.25 MiB) +
l1i$ description	2-way set associative +
l1i$ size	256 KiB (262,144 B, 0.25 MiB) +
l2$ description	16-way set associative +
l2$ size	2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
max memory bandwidth	23.84 GiB/s (24,412.16 MiB/s, 25.598 GB/s, 25,598.005 MB/s, 0.0233 TiB/s, 0.0256 TB/s) +
max memory channels	2 +
supported memory type	LPDDR3-933 + and LPDDR4-1600 +
user equipment category	6 +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple