From WikiChip
Difference between revisions of "intel/core i7/i7-5500du"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
| (4 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
{{intel title|Core i7-5500DU}} | {{intel title|Core i7-5500DU}} | ||
| − | {{ | + | {{chip |
| name = Intel Core i7-5500DU | | name = Intel Core i7-5500DU | ||
| no image = Yes | | no image = Yes | ||
| Line 31: | Line 31: | ||
| cpuid = | | cpuid = | ||
| + | | isa family = x86 | ||
| + | | isa = x86-64 | ||
| microarch = Broadwell | | microarch = Broadwell | ||
| platform = | | platform = | ||
| Line 51: | Line 53: | ||
| max memory addr = | | max memory addr = | ||
| − | + | ||
| v core = | | v core = | ||
| v core tolerance = | | v core tolerance = | ||
| Line 126: | Line 128: | ||
==Expansions== | ==Expansions== | ||
| − | {{ | + | {{expansions |
| pcie revision = 3.0 | | pcie revision = 3.0 | ||
| pcie lanes = 12 | | pcie lanes = 12 | ||
| Line 142: | Line 144: | ||
== Features == | == Features == | ||
| − | {{ | + | {{x86 features |
| em64t = Yes | | em64t = Yes | ||
| nx = Yes | | nx = Yes | ||
Latest revision as of 15:22, 13 December 2017
| Edit Values | |
| Intel Core i7-5500DU | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Model Number | i7-5500DU |
| Part Number | FH8065801620005 |
| S-Spec | SR2NT |
| Market | Mobile |
| Introduction | December 27, 2015 (announced) 2016 (launched) |
| Release Price | $393 |
| Shop | Amazon |
| General Specs | |
| Family | Core i7 |
| Series | 5500DU |
| Locked | Yes |
| Frequency | 2,400 MHz |
| Bus type | DMI 3.0 |
| Bus rate | 8.0 GT/s |
| Clock multiplier | 24 |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Broadwell |
| Core Name | Broadwell U |
| Process | 14 nm |
| Technology | CMOS |
| Word Size | 64 bit |
| Cores | 2 |
| Threads | 4 |
| Max Memory | 32 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| Tcase | 0 °C – 100 °C |
Core i7-5500DU is a 64-bit dual-core x86 performance mobile microprocessor introduced by Intel in early 2016. This processor operates at 2.4 GHz and is based on the Broadwell microarchitecture manufactured on a 14 nm process.
Cache[edit]
- Main article: Skylake § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
| L1D$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
| L2$ | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB |
2x256 KiB 4-way set associative (per core, write-back) |
| L3$ | 4 MiB 4,096 KiB 4,194,304 B 0.00391 GiB |
2x2 MiB 16-way set associative (shared) |
Graphics[edit]
No information about the integrated graphics processor is available.
Memory controller[edit]
| Integrated Memory Controller | |
| Type | DDR3L-1866, LPDDR4-2133 |
| Controllers | 1 |
| Channels | 2 |
| ECC Support | Yes |
| Max bandwidth | 31.79 GiB/s |
| Bandwidth (single) | 15.89 GiB/s |
| Bandwidth (dual) | 31.79 GiB/s |
| Max memory | 32 GiB |
Expansions[edit]
|
Expansion Options
|
||||||||
|
||||||||
Features[edit]
[Edit/Modify Supported Features]
|
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||
Facts about "Core i7-5500DU - Intel"
| l1d$ description | 8-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 4-way set associative + |
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
| l3$ description | 16-way set associative + |
| l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |