From WikiChip
Difference between revisions of "mitsubishi/melps 4"

(Created page with "{{mitsu title|MELPS 4}} The '''Mitsubishi MELPS 4''' is a family of 4-bit microcontrollers developed by Mitsubishi and introduce in March of 197...")
 
m
 
(One intermediate revision by the same user not shown)
Line 1: Line 1:
 
{{mitsu title|MELPS 4}}
 
{{mitsu title|MELPS 4}}
−
The '''Mitsubishi MELPS 4''' is a family of [[4-bit architecture|4-bit]] [[microcontrollers]] developed by [[Mitsubishi]] and introduce in March of 1978. Originally designed using [[PMOS]] technology, a second chip '''MELPS 41''' was designed using [[CMOS]] technology.
+
{{ic family
 +
| title            = Mitsubishi MELPS 4
 +
| image            = <!-- Image representation of the IC family, e.g. "MCS-4.jpg"  -->
 +
| caption          = <!-- description of the image                                  -->
 +
| developer        = Mitsubishi
 +
| manufacturer      = Mitsubishi
 +
| type              = microcontrollers
 +
| production start  = 1978
 +
| arch              = <!-- architecture, e.g. "4-bit bit-slice"                      -->
 +
| isa              = MELPS 4
 +
| word              = 4 bit
 +
| proc              = <!-- process, e.g. "8 μm"                                      -->
 +
| tech              = pMOS
 +
| tech 2            = CMOS
 +
| clock min        = 100 kHz
 +
| clock max        = 600 kHz
 +
| package          = DIP28
 +
| package 2        = DIP40
 +
| package 3        = DIP42
 +
| package 4        = DIP64
 +
| package 5        = QFP68
 +
}}
 +
The '''MELPS 4''' was a family of {{arch|4}} [[microcontroller]]s developed by [[Mitsubishi]] and introduce in March of 1978. Originally designed using [[pMOS]] technology, a second chip '''MELPS 41''' (and later MELPS 42) was designed using [[CMOS]] technology.
  
−
{| class="wikitable" style="float: right;"
+
== Members ==
−
! colspan="2" | Family Members
+
{| class="wikitable sortable"
 +
! colspan="7" | Family Members
 +
|-
 +
! Part !! ROM !! RAM !! Frequency !! I/O<br>Ports !! Package !! Notes
 +
|-
 +
| {{\|M58840}} || 2048x9-bit || 128x4-bit || 300 kHz - 600 kHz || 25 || DIP42 || incorporates a A/D converter
 +
|-
 +
| {{\|M58841}} || 2048x9-bit || 128x4-bit || 300 kHz - 600 kHz || 25 || DIP42 || Identical to {{\|M58840}}, except separate RESET (pin 20)
 +
|-
 +
| {{\|M58842S}} || || 128x4-bit || 300 kHz - 600 kHz || 25 || DIP64 || MELPS 4 System Evaluation Device (external ROM)
 +
|-
 +
| {{\|M58843}} || 1024x9-bit || 64x4-bit || 300 kHz - 600 kHz || 23  || DIP28 ||
 +
|-
 +
| {{\|M58844}} || 1024x9-bit || 64x4-bit || 300 kHz - 600 kHz || 36 || DIP40 || Same as {{\|M58843}}, more I/O
 +
|-
 +
| {{\|M58845}} || 2048x9-bit || 128x4-bit || 300 kHz - 600 kHz || 31  || DIP42 ||
 +
|-
 +
| {{\|M58846}} || 2048x9-bit || 128x4-bit || 300 kHz - 600 kHz || 31  || DIP42 ||
 +
|-
 +
| {{\|M58847}} || 2048x9-bit || 128x4-bit || 240 kHz - 400 kHz || 22  || DIP40 ||
 +
|-
 +
| {{\|M58494}} || 4096x10-bit || 32x4-bit || 100 kHz - 455 kHz || || QFP68,<br>QFP72 || "MELPS 41"
 +
|-
 +
| {{\|M58496}} || 2048x10-bit || 128x4-bit || 250 kHz - 525 kHz || 28 || QFP72 || "MELPS 42"
 +
|-
 +
| {{\|M58497}} || 2048x10-bit || 128x4-bit || 120 kHz - 260 kHz || 28 || QFP72 || "MELPS 42"
 +
|}
 +
 
 +
=== Others ===
 +
{| class="wikitable sortable"
 
|-
 
|-
 
! Part !! Description
 
! Part !! Description
 
|-
 
|-
−
| {{mitsu|M58842S}} || MELPS 4 System Evaluation Device
+
| {{\|PCA0401}} || single-board system-evaluation computer for {{\|M58840}}
 +
|}
 +
== Software Support ==
 +
{| class="wikitable sortable"
 +
|-
 +
! No !! Language !! Name
 
|-
 
|-
−
| {{mitsu|M58840-XXXP}} || Single-chip 4-bit microcontroller with A/D converter
+
| GBIASOOO1 || FORTRAN || MELPS 4 Cross Assembler-MELCOM 70
 
|-
 
|-
−
| {{mitsu|M58494-XXXP}} || Single-chip 4-bit microcontroller
+
| GBIASOO02 || FORTRAN || MELPS 4 Cross Assembler-MELCOM 7000 or COSMO 700
 +
|-
 +
| GBISMOOO1 || FORTRAN || MELPS 4 Simulator-MELCOM 70
 +
|-
 +
| GBISPOOO1 || FORTRAN || MELPS 4 Paper-Tape Generation Program for PROM writer-MELCOM 70
 +
|-
 +
| GBISPOO02 || FORTRAN || MELPS 4 Paper-Tape Generation Program for PROM Writers-MELCOM 7000 and COSMO 700
 +
|-
 +
| GBIASOO03 || FORTRAN || MELPS 41 Cross Assembler-MELCOM 70
 +
|-
 +
| GBISMOO02 || FORTRAN || MELPS 41 Simulator-MELCOM 70
 +
|-
 +
| GBISPOO03 || FORTRAN || MELPS 41 Pape~-Tape Generation Program for PROM Writers-MELCOM 70
 
|}
 
|}
 +
== Design ==
 +
{{empty section}}
 +
== ISA ==
 +
{{empty section}}
 +
== Documents ==
 +
* [[:File:Mitsubishi MELPS 4 (1982).pdf|MELPS 4 (1982)]]
 +
* [[:File:Mitsubishi MELPS 41-42 (1982).pdf|MELPS 41/42 (1982)]]
 +
  
  

Latest revision as of 18:48, 6 February 2016

Mitsubishi MELPS 4
no photo (ic).svg
Developer Mitsubishi
Manufacturer Mitsubishi
Type microcontrollers
Production 1978
ISA MELPS 4
Word size 4 bit
0.5 octets
1 nibbles
Technology pMOS, CMOS
Clock 100 kHz-600 kHz
Package DIP28, DIP40, DIP42, DIP64, QFP68

The MELPS 4 was a family of 4-bit microcontrollers developed by Mitsubishi and introduce in March of 1978. Originally designed using pMOS technology, a second chip MELPS 41 (and later MELPS 42) was designed using CMOS technology.

Members[edit]

Family Members
Part ROM RAM Frequency I/O
Ports 		Package Notes
M58840 2048x9-bit 128x4-bit 300 kHz - 600 kHz 25 DIP42 incorporates a A/D converter
M58841 2048x9-bit 128x4-bit 300 kHz - 600 kHz 25 DIP42 Identical to M58840, except separate RESET (pin 20)
M58842S 128x4-bit 300 kHz - 600 kHz 25 DIP64 MELPS 4 System Evaluation Device (external ROM)
M58843 1024x9-bit 64x4-bit 300 kHz - 600 kHz 23 DIP28
M58844 1024x9-bit 64x4-bit 300 kHz - 600 kHz 36 DIP40 Same as M58843, more I/O
M58845 2048x9-bit 128x4-bit 300 kHz - 600 kHz 31 DIP42
M58846 2048x9-bit 128x4-bit 300 kHz - 600 kHz 31 DIP42
M58847 2048x9-bit 128x4-bit 240 kHz - 400 kHz 22 DIP40
M58494 4096x10-bit 32x4-bit 100 kHz - 455 kHz QFP68,
QFP72 		"MELPS 41"
M58496 2048x10-bit 128x4-bit 250 kHz - 525 kHz 28 QFP72 "MELPS 42"
M58497 2048x10-bit 128x4-bit 120 kHz - 260 kHz 28 QFP72 "MELPS 42"

Others[edit]

Part Description
PCA0401 single-board system-evaluation computer for M58840

Software Support[edit]

No Language Name
GBIASOOO1 FORTRAN MELPS 4 Cross Assembler-MELCOM 70
GBIASOO02 FORTRAN MELPS 4 Cross Assembler-MELCOM 7000 or COSMO 700
GBISMOOO1 FORTRAN MELPS 4 Simulator-MELCOM 70
GBISPOOO1 FORTRAN MELPS 4 Paper-Tape Generation Program for PROM writer-MELCOM 70
GBISPOO02 FORTRAN MELPS 4 Paper-Tape Generation Program for PROM Writers-MELCOM 7000 and COSMO 700
GBIASOO03 FORTRAN MELPS 41 Cross Assembler-MELCOM 70
GBISMOO02 FORTRAN MELPS 41 Simulator-MELCOM 70
GBISPOO03 FORTRAN MELPS 41 Pape~-Tape Generation Program for PROM Writers-MELCOM 70

Design[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

ISA[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Documents[edit]


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.
Retrieved from "https://en.wikichip.org/w/index.php?title=mitsubishi/melps_4&oldid=15487"
Facts about "MELPS 4 - Mitsubishi"
RDF feed
designerMitsubishi +
full page namemitsubishi/melps 4 +
instance ofmicrocontroller family +
instruction set architectureMELPS 4 +
main designerMitsubishi +
manufacturerMitsubishi +
nameMitsubishi MELPS 4 +
packageDIP28 +, DIP40 +, DIP42 +, DIP64 + and QFP68 +
technologypMOS + and CMOS +
word size4 bit (0.5 octets, 1 nibbles) +