Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "qualcomm/microarchitectures/hexagon"
m (https://developer.qualcomm.com/software/hexagon-dsp-sdk/dsp-processor; manuf from http://www.techinsights.com/reports-and-subscriptions/open-market-reports/Report-Profile/?ReportKey=SAR-1201-801-02) |
m (typo) |
||
| Line 58: | Line 58: | ||
}} | }} | ||
| − | '''Hexagon''' is VLIW DSP architecture designed by [[Qualcomm]]. It is used in | + | '''Hexagon''' is VLIW DSP architecture designed by [[Qualcomm]]. It is used in many Qualcomm's SoC as Audio, Sensor or Compute coprocessor, and in the many Qualcomm modems. Usually runs some kind of Real-time OS, optimized for low power and small chip area. Supports of simultaneous execution of several threads, with interleaved multithreading in V1-V4 and dynamic multithreading since V5. |
== Architecture == | == Architecture == | ||
Revision as of 20:30, 27 January 2019
| Edit Values | |
| Hexagon µarch | |
| General Info | |
| Arch Type | DSP |
| Designer | Qualcomm |
| Manufacturer | TSMC |
| Process | 65 - 28 |
| Pipeline | |
| Type | 4-way VLIW |
| OoOE | No |
| Decode | 4-way |
| Instructions | |
| Extensions | HVX |
Hexagon is VLIW DSP architecture designed by Qualcomm. It is used in many Qualcomm's SoC as Audio, Sensor or Compute coprocessor, and in the many Qualcomm modems. Usually runs some kind of Real-time OS, optimized for low power and small chip area. Supports of simultaneous execution of several threads, with interleaved multithreading in V1-V4 and dynamic multithreading since V5.
Contents
Architecture
Versions of Hexagon Architecture:
- V1 - 65nm, October 2006
- V2 - 65nm, December 2007
- V3M - 45nm, June 2009
- V3C - 45nm, August 2009
- V3L - 45nm, November 2009
- V4M - 28nm, December 2010
- V4C - 28nm, December 2010
- V4L - 28nm, April 2011
- V5A - 28nm, December 2012
- V5H - 28nm, December 2012
- Hexagon 400
- Only Fixed Point
- Hexagon 500
- Floating Point
- Hexagon 600
- Hexagon Vector eXtensions (HVX) added
Overview
Block Diagram
Memory Hierarchy
- L1I Cache:
- L1D Cache:
- L2 Cache:
- L3 Cache:
- TLBs:
Core
 |
This section is empty; you can help add the missing info by editing this page. |
Die
All SoCs using Hexagon
| |
This section is empty; you can help add the missing info by editing this page. |
References
- Lucian Codrescu, Qualcomm, Qualcomm Hexagon DSP: An architecture optimized for mobile multimedia and communications, HotChips 2013
- Lucian Codrescu, Qualcomm, Architecture of the Hexagon 680 DSP for Mobile Imaging and Computer Vision, HotChips #27 2015
Documents
| |
This section is empty; you can help add the missing info by editing this page. |
Facts about "Hexagon - Microarchitectures - Qualcomm"
| codename | Hexagon + |
| designer | Qualcomm + |
| full page name | qualcomm/microarchitectures/hexagon + |
| instance of | microarchitecture + |
| manufacturer | TSMC + |
| name | Hexagon + |