Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Talk:amd/athlon/200ge"
(Bot: creating talk page) |
(Number of PCIe lanes) |
||
| Line 1: | Line 1: | ||
{{talk header}} | {{talk header}} | ||
| + | =Number of PCIe lanes= | ||
| + | Since this is a Raven Ridge part (essentially a "failed" 2400G or 2200G die) which have a total of 16 PCIe 3.0 lanes available outside the SoC. Four are for the Promontory chip, four for M.2 NVMe storage and eight (''not'' 16) for an external GPU or general purpose PCIe slot. I made the change but it has been reverted. Discuss. [[Special:Contributions/49.147.164.200|49.147.164.200]] 08:15, 20 October 2018 (EDT) | ||
Revision as of 07:15, 20 October 2018
| This is the discussion page for the amd/athlon/200ge page. |
|
Number of PCIe lanes
Since this is a Raven Ridge part (essentially a "failed" 2400G or 2200G die) which have a total of 16 PCIe 3.0 lanes available outside the SoC. Four are for the Promontory chip, four for M.2 NVMe storage and eight (not 16) for an external GPU or general purpose PCIe slot. I made the change but it has been reverted. Discuss. 49.147.164.200 08:15, 20 October 2018 (EDT)