Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "cavium/octeon/cn3860-400bg1521-exp"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
| (4 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
{{cavium title|CN3860-400 EXP}} | {{cavium title|CN3860-400 EXP}} | ||
| − | {{ | + | {{chip |
| name = Cavium CN3860-400 EXP | | name = Cavium CN3860-400 EXP | ||
| no image = | | no image = | ||
| Line 10: | Line 10: | ||
| model number = CN3860-400 EXP | | model number = CN3860-400 EXP | ||
| part number = CN3860-400BG1521-EXP | | part number = CN3860-400BG1521-EXP | ||
| − | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
| + | | part number 4 = | ||
| market = Networking | | market = Networking | ||
| − | | first announced = | + | | first announced = August 22, 2005 |
| − | | first launched = | + | | first launched = August 22, 2005 |
| last order = | | last order = | ||
| last shipment = | | last shipment = | ||
| − | | release price = | + | | release price = $650 |
| family = OCTEON | | family = OCTEON | ||
| Line 78: | Line 78: | ||
| tambient max = | | tambient max = | ||
| − | + | |package module 1={{packages/cavium/fcbga-1521}} | |
| − | | package | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
The '''CN3860-400 EXP''' is a {{arch|64}} [[hexadeca-core]] [[MIPS]] communication [[microprocessor]] designed by [[Cavium]] and introduced in [[2005]]. This processor, which incorporates sixteen {{cavium|cnMIPS|l=arch}} cores, operates at 400 MHz. This processor includes a number of hardware networking accelerators including units for high-performance packet I/O processing, QoS, TCP, and RegEx. This MPU supports up to 16 GiB of DDR2-800 ECC memory. | The '''CN3860-400 EXP''' is a {{arch|64}} [[hexadeca-core]] [[MIPS]] communication [[microprocessor]] designed by [[Cavium]] and introduced in [[2005]]. This processor, which incorporates sixteen {{cavium|cnMIPS|l=arch}} cores, operates at 400 MHz. This processor includes a number of hardware networking accelerators including units for high-performance packet I/O processing, QoS, TCP, and RegEx. This MPU supports up to 16 GiB of DDR2-800 ECC memory. | ||
Latest revision as of 16:11, 13 December 2017
| Edit Values | |||||||
| Cavium CN3860-400 EXP | |||||||
 | |||||||
| General Info | |||||||
| Designer | Cavium | ||||||
| Manufacturer | TSMC | ||||||
| Model Number | CN3860-400 EXP | ||||||
| Part Number | CN3860-400BG1521-EXP | ||||||
| Market | Networking | ||||||
| Introduction | August 22, 2005 (announced) August 22, 2005 (launched) | ||||||
| Release Price | $650 | ||||||
| General Specs | |||||||
| Family | OCTEON | ||||||
| Series | CN3800 | ||||||
| Frequency | 400 MHz | ||||||
| Microarchitecture | |||||||
| ISA | MIPS64 (MIPS) | ||||||
| Microarchitecture | cnMIPS | ||||||
| Core Name | cnMIPS | ||||||
| Process | 130 nm | ||||||
| Technology | CMOS | ||||||
| Word Size | 64 bit | ||||||
| Cores | 16 | ||||||
| Threads | 16 | ||||||
| Max Memory | 16 GiB | ||||||
| Multiprocessing | |||||||
| Max SMP | 1-Way (Uniprocessor) | ||||||
| Packaging | |||||||
| |||||||
The CN3860-400 EXP is a 64-bit hexadeca-core MIPS communication microprocessor designed by Cavium and introduced in 2005. This processor, which incorporates sixteen cnMIPS cores, operates at 400 MHz. This processor includes a number of hardware networking accelerators including units for high-performance packet I/O processing, QoS, TCP, and RegEx. This MPU supports up to 16 GiB of DDR2-800 ECC memory.
Contents
Cache[edit]
- Main article: cnMIPS § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
|||||||||||||||||||||||||
Memory controller[edit]
 |
Integrated Memory Controller
|
|||||||||||||||
|
||||||||||||||||
Expansions[edit]
 |
Expansion Options
|
|||||||||||||||
|
||||||||||||||||
Networking[edit]
 |
Networking
|
|||||||
|
||||||||
Hardware Accelerators[edit]
[Edit/Modify Accelerators Info]
 |
Hardware Accelerators
|
|||||||||||||||||
|
||||||||||||||||||
Block diagram[edit]
Datasheet[edit]
Facts about "CN3860-400 EXP - Cavium"
| has ecc memory support | true + |
| has hardware accelerators for data compression | true + |
| has hardware accelerators for data decompression | true + |
| has hardware accelerators for network quality of service processing | true + |
| has hardware accelerators for regular expression | true + |
| has hardware accelerators for tcp packet processing | true + |
| l1$ size | 640 KiB (655,360 B, 0.625 MiB) + |
| l1d$ description | 64-way set associative + |
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1i$ description | 64-way set associative + |
| l1i$ size | 512 KiB (524,288 B, 0.5 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| max memory bandwidth | 11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) + |
| max memory channels | 1 + |
| supported memory type | DDR2-800 + |