From WikiChip
Difference between revisions of "amd/am286zx-lx/ng286lx-12"
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
m (Bot: switching template from {{mpu}} to a more generic {{chip}}) |
||
(One intermediate revision by the same user not shown) | |||
Line 1: | Line 1: | ||
{{amd title|NG286LX-12}} | {{amd title|NG286LX-12}} | ||
− | {{ | + | {{chip |
| name = NG286LX-12 | | name = NG286LX-12 | ||
| image = | | image = | ||
Line 9: | Line 9: | ||
| model number = NG286LX-12 | | model number = NG286LX-12 | ||
| part number = NG286LX-12 | | part number = NG286LX-12 | ||
− | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
+ | | part number 4 = | ||
| market = Mobile | | market = Mobile | ||
| market 2 = Embedded | | market 2 = Embedded |
Latest revision as of 14:18, 13 December 2017
Edit Values | |
NG286LX-12 | |
General Info | |
Designer | AMD |
Manufacturer | AMD |
Model Number | NG286LX-12 |
Part Number | NG286LX-12 |
Market | Mobile, Embedded |
Introduction | October 1990 (announced) January 1991 (launched) |
Shop | Amazon |
General Specs | |
Family | Am286ZX/LX |
Series | Am286LX |
Frequency | 12 MHz |
Clock multiplier | 1 |
Microarchitecture | |
Microarchitecture | 80286 |
Core Name | N80C286-12 |
Process | 800 nm |
Technology | CMOS |
Word Size | 16 bit |
Cores | 1 |
Max Memory | 16 MiB |
Max Address Mem | 0xFFFFFF |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Vcore | 5 V ± 5% |
Tjunction | 0 °C – 175 °C |
Tcase | 0 °C – 70 °C |
Tstorage | -65 °C – 150 °C |
NG286LX-12 was a 16-bit system on chip designed by AMD and introduced in late 1990. This chip, which incorporated the N80C286-12 core operating at 12 MHz integrated with all the other components typically found on an IBM PC AT motherboard (e.g. Interrupt Controller, Clock Generator, Bus Controller, and DMA Controller). This model is an enhanced version of the NG286ZX-12 which added a few more power saving features.
Contents
Cache[edit]
- Main article: 80286 § Cache
Cache Info [Edit Values] | ||
L1$ | 0 KiB 0 B 0 MiB |
1x0 KiB |
L2$ | 0 KiB 0 MiB 0 B 0 GiB |
1x0 KiB |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- Protected mode
- on-die bus controller
- on-die clock generator
- on-die DMA controller
- on-die interrupt controller
- Direct link to a FPU coprocessor (Am287)
- Direct link to a Keyboard controller
- CPU shutdown mode; System shutdown mode
- Staggered DRAM refresh; slow-refresh DRAM support