From WikiChip
Difference between revisions of "mediatek/helio/mt6763t"
< mediatek‎ | helio

(Memory controller)
Line 52: Line 52:
 
|bandwidth dchan=11.92 GiB/s
 
|bandwidth dchan=11.92 GiB/s
 
}}
 
}}
 +
 +
== Graphics ==
 +
{{integrated graphics
 +
| gpu                = Mali-G71
 +
| device id          =
 +
| designer            = ARM Holdings
 +
| execution units    = 2
 +
| frequency          = 770 MHz
 +
 +
| output dsi          = Yes
 +
 +
| max res dsi        = 2160x1080
 +
 +
| direct3d ver        = 12
 +
| opencl ver          = 2.0
 +
| opengl ver          = 3.2
 +
| opengl es ver      = 3.2
 +
| vulkan ver          = 1.0
 +
| openvg ver          = 1.1
 +
}}
 +
 +
* Hardware Acceleration:
 +
** Encode: [[H.264]] @ 30 FPS
 +
** Decode: H.264, [[H.265]] / HEVC @ 30 FPS
 +
 +
== Wireless ==
 +
{{wireless links
 +
| 4g                = Yes
 +
| lte a            = Yes
 +
| e-utran          = Yes
 +
| ue cat            = 6
 +
}}
 +
 +
== Camera ==
 +
* 24MP (single), 13MP+13MP (dual)
 +
** 1920 x 1080 max recording resolution @ 30 FPS
 +
** color+mono, wide + tele zoom
 +
 +
== Utilizing devices ==
 +
<!--
 +
* [[used by::XXXXXXXXXXX]]
 +
-->
 +
 +
{{expand list}}

Revision as of 13:51, 10 September 2017

Template:mpu Helio P23 is a mid-range performance 64-bit octa-core ARM LTE system on a chip designed by MediaTek set to launch in late 2017. This SoC, which is fabricated on TSMC's 16 nm process, incorporates eight Cortex-A53 cores with four little cores operating at up to 1.65 GHz and four big cores operating at up to 2.3 GHz. The Helio P23 supports up to 6 GiB of dual-channel LPDDR4X-3200 memory and incorporates a modem supporting LTE User Equipment (UE) category 6 and 7 (DL)/13 (UL).


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.


Cache

Main article: Cortex-A53 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
New text document.svg This section is empty; you can help add the missing info by editing this page.

Memory controller

The Helio P23 supports either: up to 4 GiB of single-channel 32-bit LPDDR3-1866, or up to 6 GiB of dual-channel 16 bit LPDDR4X-3200 memory.

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR4X-3200, LPDDR3-1866
Supports ECCNo
Max Mem6 GiB
Controllers1
Channels2
Width16 bit, 32 bit
Max Bandwidth11.92 GiB/s
12,206.08 MiB/s
12.799 GB/s
12,799.003 MB/s
0.0116 TiB/s
0.0128 TB/s
Bandwidth
Single 5.96 GiB/s
Double 11.92 GiB/s

Graphics

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUMali-G71
DesignerARM Holdings
Execution Units2
Frequency770 MHz
0.77 GHz
770,000 KHz
OutputDSI

Max Resolution
DSI2160x1080

Standards
Direct3D12
OpenGL3.2
OpenCL2.0
OpenGL ES3.2
OpenVG1.1
Vulkan1.0
  • Hardware Acceleration:
    • Encode: H.264 @ 30 FPS
    • Decode: H.264, H.265 / HEVC @ 30 FPS

Wireless

Antu network-wireless-connected-100.svgWireless Communications
Cellular
4G
LTE Advanced
E-UTRANYes
UE Cat6

Camera

  • 24MP (single), 13MP+13MP (dual)
    • 1920 x 1080 max recording resolution @ 30 FPS
    • color+mono, wide + tele zoom

Utilizing devices

This list is incomplete; you can help by expanding it.