Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "mediatek/helio/p30"
(→Memory controller) |
|||
| Line 44: | Line 44: | ||
|controllers=1 | |controllers=1 | ||
|channels=2 | |channels=2 | ||
| − | |width= | + | |width=16 bit |
| − | |max bandwidth= | + | |max bandwidth=11.92 GiB/s |
| − | |bandwidth schan= | + | |bandwidth schan=5.96 GiB/s |
| − | |bandwidth dchan= | + | |bandwidth dchan=11.92 GiB/s |
}} | }} | ||
Revision as of 13:42, 10 September 2017
Template:mpu Helio P30 is a mid-range performance 64-bit octa-core ARM LTE system on a chip designed by MediaTek set to launch in late 2017. This SoC, which is fabricated on TSMC's 16 nm process, incorporates eight Cortex-A53 cores with four little cores operating at up to 1.65 GHz and four big cores operating at up to 2.3 GHz. The Helio P30 supports up to 6 GiB of dual-channel LPDDR4X-3200 memory and incorporates a modem supporting LTE User Equipment (UE) category 7 (DL)/13 (UL).
 |
Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release. |
Cache
- Main article: Cortex-A53 § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|
|
|
||
 |
This section is empty; you can help add the missing info by editing this page. |
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||||
|
||||||||||||||||
Facts about "Helio P30 - MediaTek"
| has ecc memory support | false + |
| max memory bandwidth | 11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) + |
| max memory channels | 2 + |
| supported memory type | LPDDR4X-3200 + |