Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/core i3/i3-6300t"
(→Cache) |
|||
| Line 3: | Line 3: | ||
|name=Core i3-6300T | |name=Core i3-6300T | ||
|no image=Yes | |no image=Yes | ||
| + | |image=skylake (fclga1151).png | ||
|designer=Intel | |designer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
| Line 13: | Line 14: | ||
|first announced=September 1, 2015 | |first announced=September 1, 2015 | ||
|first launched=September 27, 2015 | |first launched=September 27, 2015 | ||
| − | |release price=$ | + | |release price=$147.00 |
|family=Core i3 | |family=Core i3 | ||
|series=i3-6000 | |series=i3-6000 | ||
| Line 19: | Line 20: | ||
|frequency=3,300 MHz | |frequency=3,300 MHz | ||
|bus type=DMI 3.0 | |bus type=DMI 3.0 | ||
| + | |bus links=4 | ||
|bus rate=8 GT/s | |bus rate=8 GT/s | ||
|clock multiplier=33 | |clock multiplier=33 | ||
| Line 24: | Line 26: | ||
|isa family=x86 | |isa family=x86 | ||
|microarch=Skylake | |microarch=Skylake | ||
| + | |chipset=Sunrise Point | ||
|core name=Skylake S | |core name=Skylake S | ||
|core family=6 | |core family=6 | ||
| + | |core model=94 | ||
|core stepping=S0 | |core stepping=S0 | ||
|process=14 nm | |process=14 nm | ||
|technology=CMOS | |technology=CMOS | ||
| + | |die area=98.57 mm² | ||
| + | |die length=10.3 mm | ||
| + | |die width=9.57 mm | ||
|word size=64 bit | |word size=64 bit | ||
|core count=2 | |core count=2 | ||
| Line 34: | Line 41: | ||
|max cpus=1 | |max cpus=1 | ||
|max memory=64 GiB | |max memory=64 GiB | ||
| + | |v core min=0.55 V | ||
| + | |v core max=1.52 V | ||
|tdp=35 W | |tdp=35 W | ||
|temp min=0 °C | |temp min=0 °C | ||
|temp max=100 °C | |temp max=100 °C | ||
| + | |tjunc min=0 °C | ||
| + | |tjunc max=100 °C | ||
| + | |tstorage min=-25 °C | ||
| + | |tstorage max=125 °C | ||
|package module 1={{packages/intel/fclga-1151}} | |package module 1={{packages/intel/fclga-1151}} | ||
}} | }} | ||
Revision as of 07:58, 8 July 2017
Template:mpu Core i3-6300T is a 64-bit dual-core low-end desktop performance microprocessor introduced by Intel late 2015. This processor, which is based on the Skylake microarchitecture and manufactured in 14 nm process, has a base frequency of 3.3 GHz with a TDP of 35 W. This processor incorporates the HD Graphics 530 GPU clocked at 350 MHz with a max frequency of 950 MHz.
Cache
- Main article: Skylake § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Graphics
| Integrated Graphic Information | |
| GPU | Intel HD Graphics 530 |
| Device ID | 0x1912 |
| Displays | 3 |
| Frequency | 350 MHz 0.35 GHz
350,000 KHz |
| Max frequency | 950 MHz 0.95 GHz
950,000 KHz |
| Max memory | 64 GiB 65,536 MiB
67,108,864 KiB 68,719,476,736 B |
| Output | DisplayPort, Embedded DisplayPort, HDMI, DVI |
| DirectX | 12 |
| OpenGL | 4.4 |
| OpenCL | 2.0 |
| HDMI | 1.4a |
| DP | 1.2 |
| eDP | 1.3 |
| Max HDMI Res | 4096x2304 @24 Hz |
| Max DP Res | 4096x2304 @60 Hz |
| Max eDP Res | 4096x2304 @60 Hz |
| Intel Quick Sync Video | |
| Intel InTru 3D | |
| Intel Insider | |
| Intel WiDi (Wireless Display) | |
| Intel Clear Video | |
Memory controller
| Integrated Memory Controller | |
| Type | DDR3L-1333, DDR3L-1600, DDR4-1866, DDR4-2133 |
| Controllers | 1 |
| Channels | 2 |
| ECC Support | Yes |
| Max bandwidth | 34.1 GB/s |
| Max memory | 64 GiB |
Expansions
Features
Facts about "Core i3-6300T - Intel"
| device id | 0x1912 + |
| has feature | integrated gpu + |
| integrated gpu | Intel HD Graphics 530 + |
| integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
| integrated gpu max frequency | 950 MHz (0.95 GHz, 950,000 KHz) + |
| integrated gpu max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) + |
| l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 4-way set associative + |
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
| l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |