From WikiChip
Difference between revisions of "intel/xeon e3/e3-1575m v5"
Line 70: | Line 70: | ||
|l3 break=4x2 MiB | |l3 break=4x2 MiB | ||
|l3 policy=write-back | |l3 policy=write-back | ||
+ | }} | ||
+ | |||
+ | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=LPDDR3-1866 | ||
+ | |type 2=DDR3L-1600 | ||
+ | |type 3=DDR4-2133 | ||
+ | |ecc=Yes | ||
+ | |max mem=64 GiB | ||
+ | |controllers=1 | ||
+ | |channels=2 | ||
+ | |max bandwidth=31.79 GiB/s | ||
+ | |bandwidth schan=15.89 GiB/s | ||
+ | |bandwidth dchan=31.79 GiB/s | ||
}} | }} | ||
Line 122: | Line 136: | ||
| intel fdi = | | intel fdi = | ||
| intel clear video = Yes | | intel clear video = Yes | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
Revision as of 00:17, 8 July 2017
Template:mpu The Xeon E3-1575M V5 is 64-bit x86 mobile quad-core microprocessor for introduced by Intel in October 2015. This entry-level Skylake-based workstations processor operates at 3 GHz with turbo boost of 3.9 GHz. This chip has a TDP of 45 Watts with a configurable TDP down of 35 W. The MPU supports up to 64 GiB of dual-channel DDR3/4 and has the Iris Pro Graphics P580 IGP.
Cache
- Main article: Skylake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Graphics
This GPU features a large 128 MB of eDRAM.
Integrated Graphic Information | |
GPU | Intel Iris Pro Graphics P580 |
Device ID | 0x193D |
Execution Units | 72 |
Displays | 3 |
Frequency | 350 MHz 0.35 GHz
350,000 KHz |
Max frequency | 1.1 GHz 1,100 MHz
1,100,000 KHz |
Max memory | 64 GiB 65,536 MiB
67,108,864 KiB 68,719,476,736 B |
Output | DisplayPort, Embedded DisplayPort, HDMI, DVI |
DirectX | 12.1 |
OpenGL | 4.4 |
OpenCL | 2.0 |
HDMI | 1.4 |
DP | 1.2 |
eDP | 1.3 |
Max HDMI Res | 4096x2160 @24 Hz |
Max DP Res | 4096x2304 @60 Hz |
Max eDP Res | 4096x2304 @60 Hz |
Intel Quick Sync Video | |
Intel WiDi (Wireless Display) | |
Intel Clear Video |
Expansions
Features
Facts about "Xeon E3-1575M v5 - Intel"
device id | 0x193D + |
has ecc memory support | true + |
has feature | integrated gpu + |
integrated gpu | Intel Iris Pro Graphics P580 + |
integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
integrated gpu max frequency | 1,100 MHz (1.1 GHz, 1,100,000 KHz) + |
integrated gpu max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 2 + |
supported memory type | LPDDR3-1866 +, DDR3L-1600 + and DDR4-2133 + |