From WikiChip
Difference between revisions of "intel/core i3/6120t"
m (Bot: corrected param) |
|||
| Line 1: | Line 1: | ||
{{intel title|Core i3-6120T}} | {{intel title|Core i3-6120T}} | ||
{{mpu | {{mpu | ||
| − | | name | + | |name=Intel Core i3-6120T |
| − | | no image | + | |no image=Yes |
| − | + | |designer=Intel | |
| − | + | |manufacturer=Intel | |
| − | + | |model number=i3-6120T | |
| − | | designer | + | |part number=CM8066201927104 |
| − | | manufacturer | + | |s-spec=SR2HF |
| − | | model number | + | |market=Desktop |
| − | | part number | + | |first announced=May 9, 2016 |
| − | | | + | |first launched=June 3, 2016 |
| − | + | |family=Core i3 | |
| − | + | |series=6100 | |
| − | + | |locked=Yes | |
| − | | market | + | |bus type=DMI 3.0 |
| − | | first announced | + | |bus rate=8 GT/s |
| − | | first launched | + | |isa=x86-64 |
| − | + | |isa family=x86 | |
| − | + | |microarch=Skylake | |
| − | + | |core family=6 | |
| − | | family | + | |process=14 nm |
| − | | series | + | |word size=64 bits |
| − | | locked | + | |core count=2 |
| − | + | |thread count=4 | |
| − | + | |max cpus=1 | |
| − | + | |max memory=64 GiB | |
| − | |||
| − | |||
| − | |||
| − | | bus type | ||
| − | |||
| − | | bus rate | ||
| − | | | ||
| − | |||
| − | |||
| − | | isa family | ||
| − | |||
| − | | microarch | ||
| − | |||
| − | | core | ||
| − | |||
| − | | process | ||
| − | |||
| − | | word size | ||
| − | | core count | ||
| − | | thread count | ||
| − | | max cpus | ||
| − | | max memory | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
}} | }} | ||
'''Core i3-6120T''' is a {{arch|64}} [[dual-core]] low-end performance [[microprocessor]] set to be introduced by [[Intel]] in 2016. | '''Core i3-6120T''' is a {{arch|64}} [[dual-core]] low-end performance [[microprocessor]] set to be introduced by [[Intel]] in 2016. | ||
Revision as of 14:04, 6 July 2017
Template:mpu
Core i3-6120T is a 64-bit dual-core low-end performance microprocessor set to be introduced by Intel in 2016.
Cache
- Main article: Skylake § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
| L1D$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
| L2$ | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB |
2x256 KiB 4-way set associative (per core, write-back) |
| L3$ | 3 MiB 3,072 KiB 3,145,728 B 0.00293 GiB |
shared |
Expansions
Features
Facts about "Core i3-6120T - Intel"
| l1d$ description | 8-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 4-way set associative + |
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
| l3$ description | shared + |
| l3$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |