From WikiChip
Difference between revisions of "intel/xeon e3/e3-1585 v5"
< intel

Line 6: Line 6:
 
|manufacturer=Intel
 
|manufacturer=Intel
 
|model number=E3-1585 v5
 
|model number=E3-1585 v5
 +
|s-spec=SR2RB
 
|family=Xeon E3
 
|family=Xeon E3
 
|series=E3-1500 v5
 
|series=E3-1500 v5
 
|locked=Yes
 
|locked=Yes
 +
|frequency=3,500 MHz
 +
|turbo frequency1=3,900 MHz
 
|isa=x86-64
 
|isa=x86-64
 
|isa family=x86
 
|isa family=x86
Line 15: Line 18:
 
|core family=6
 
|core family=6
 
|core model=94
 
|core model=94
 +
|core stepping=N0
 
|process=14 nm
 
|process=14 nm
 
|technology=CMOS
 
|technology=CMOS
 
|word size=64 bit
 
|word size=64 bit
 +
|core count=4
 +
|thread count=8
 +
|max cpus=1
 +
|tdp=65 W
 
|package module 1={{packages/intel/fcbga-1440}}
 
|package module 1={{packages/intel/fcbga-1440}}
 
}}
 
}}

Revision as of 23:48, 5 July 2017

Template:mpu

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e3/e3-1585_v5&oldid=52529"