-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "amd/am8086/md8086-2b"
m (Bot: corrected mem) |
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
||
Line 47: | Line 47: | ||
| max memory addr = 0xFFFFF | | max memory addr = 0xFFFFF | ||
− | + | ||
| power = 2.5 W | | power = 2.5 W | ||
| v core = 5 V | | v core = 5 V |
Revision as of 22:23, 23 June 2017
Template:mpu MD8086-2B is a second-sourced 8086 designed by Intel and manufactured by AMD in a 40-pin Ceramic DIP. This chip operated at 8 MHz. This model is rated for military use (Approved Product List, Class B) and is fully MIL-STD-883C compliant.
Cache
- Main article: 8086 § Cache
Cache Info [Edit Values] | ||
L1$ | 0 KiB 0 B 0 MiB |
1x0 KiB |
Features
- Military grade
- Burn-in screening
- ISA-compatible with 8080
- Direct addressing up to 1 MB
- 16-bit arithmetic