From WikiChip
Difference between revisions of "amd/k6-2/k6-2-333afr"
< amd‎ | k6-2

m (Bot: corrected mem)
m (Bot: Automated text replacement (-\| electrical += Yes +))
Line 49: Line 49:
 
| max memory          = 4 GiB
 
| max memory          = 4 GiB
  
−
| electrical          = Yes
+
 
 
| power              = 19 W
 
| power              = 19 W
 
| v core              = 2.2 V
 
| v core              = 2.2 V

Revision as of 22:14, 23 June 2017

Template:mpu K6-2/333AFR was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1998 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 333 MHz with a FSB of 95 MHz consumed 19 W. Note that K6-2/333AFR-66 is an identical model with a multiplier of 5 instead of 3.6 designed to support a 66 MHz bus instead.

Cache

Main article: K6-2 § Cache

L2$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L2$ is off-chip.

Cache Info [Edit Values]
L1I$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative
L1D$ 32 KiB
32,768 B
0.0313 MiB
1x32 KiB 2-way set associative

Graphics

This SoC has no integrated graphics processing unit.

Features

Template:mpu features

  • Auto-power down state
  • Stop clock state

Gallery

  • Week 30, 1998

Documents

DataSheet

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/k6-2/k6-2-333afr&oldid=47704"
Facts about "K6-2/333AFR - AMD"
RDF feed
l1d$ description2-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description2-way set associative +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +