-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "Form:memory controller"
Line 57: | Line 57: | ||
! Bandwidth qchan: | ! Bandwidth qchan: | ||
| {{{field|bandwidth qchan|input type=text}}} | | {{{field|bandwidth qchan|input type=text}}} | ||
+ | |- | ||
+ | ! Bandwidth hchan: | ||
+ | | {{{field|bandwidth hchan|input type=text}}} | ||
|- | |- | ||
! Bandwidth ochan: | ! Bandwidth ochan: |
Revision as of 03:32, 23 June 2017
This is the "Memory controller" form. To create a page with this form, enter the page name below; if a page with that name already exists, you will be sent to a form to edit that page.