Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:finfet nodes comp"
| Line 80: | Line 80: | ||
-->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} Value {{!}}{{!}} {{{process 6 delta from|}}} }} | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} Value {{!}}{{!}} {{{process 6 delta from|}}} }} | ||
|- | |- | ||
| − | | {{{process 1 | + | | {{{process 1 fin pitch|}}} || {{#ifeq: {{{process 1 fin pitch Δ|}}} | - | rowspan="3" style="background: #a3a3a3;" {{!}} N/A | {{{process 1 fin pitch Δ|}}} }}<!-- |
-->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 fin pitch|}}} {{!}}{{!}} {{#ifeq: {{{process 2 fin pitch Δ|}}} | - | rowspan="3" style="background: #a3a3a3;" {{!}} N/A | {{{process 2 fin pitch Δ|}}} }} }}<!-- | -->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 fin pitch|}}} {{!}}{{!}} {{#ifeq: {{{process 2 fin pitch Δ|}}} | - | rowspan="3" style="background: #a3a3a3;" {{!}} N/A | {{{process 2 fin pitch Δ|}}} }} }}<!-- | ||
-->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 fin pitch|}}} {{!}}{{!}} {{#ifeq: {{{process 3 fin pitch Δ|}}} | - | rowspan="3" style="background: #a3a3a3;" {{!}} N/A | {{{process 3 fin pitch Δ|}}} }} }}<!-- | -->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 fin pitch|}}} {{!}}{{!}} {{#ifeq: {{{process 3 fin pitch Δ|}}} | - | rowspan="3" style="background: #a3a3a3;" {{!}} N/A | {{{process 3 fin pitch Δ|}}} }} }}<!-- | ||
Revision as of 05:34, 5 April 2017
| Process Name | |
|---|---|
| 1st Production | |
| Lithography | Lithography |
| Immersion | |
| Exposure | |
| Wafer | Type |
| Size | |
| Transistor | Type |
| Voltage | |
| Fin | Pitch |
| Width | |
| Height | |
| Gate Length (Lg) | |
| Contacted Gate Pitch (CPP) | |
| Minimum Metal Pitch (MMP) | |
| SRAM bitcell | High-Perf (HP) |
| High-Density (HD) | |
| Low-Voltage (LV) | |
| DRAM bitcell | eDRAM |
| Value | |
|---|---|