Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:finfet nodes comp"
| Line 82: | Line 82: | ||
| {{{process 1 fin pitch|}}} || {{{process 1 fin pitch Δ|}}}<!-- | | {{{process 1 fin pitch|}}} || {{{process 1 fin pitch Δ|}}}<!-- | ||
-->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{!}} {{{process 2 fin pitch|}}} {{!}}{{!}} {{#ifeq: {{{process 2 fin pitch Δ|}}} | - | rowspan="3" style="background: #a3a3a3;" {{!}} N/A | {{{process 2 fin pitch Δ|}}} }} }}<!-- | -->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{!}} {{{process 2 fin pitch|}}} {{!}}{{!}} {{#ifeq: {{{process 2 fin pitch Δ|}}} | - | rowspan="3" style="background: #a3a3a3;" {{!}} N/A | {{{process 2 fin pitch Δ|}}} }} }}<!-- | ||
| − | -->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{!}} {{{process 3 fin pitch|}}} {{!}}{{!}} {{{process 3 fin pitch Δ|}}} }}<!-- | + | -->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{!}} {{{process 3 fin pitch|}}} {{!}}{{!}} {{#ifeq: {{{process 3 fin pitch Δ|}}} | - | rowspan="3" style="background: #a3a3a3;" {{!}} N/A | {{{process 3 fin pitch Δ|}}} }} }}<!-- |
| − | -->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} {{!}} {{{process 4 fin pitch|}}} {{!}}{{!}} {{{process 4 fin pitch Δ|}}} }}<!-- | + | -->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} {{!}} {{{process 4 fin pitch|}}} {{!}}{{!}} {{#ifeq: {{{process 4 fin pitch Δ|}}} | - | rowspan="3" style="background: #a3a3a3;" {{!}} N/A | {{{process 4 fin pitch Δ|}}} }} }}<!-- |
| − | -->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} {{!}} {{{process 5 fin pitch|}}} {{!}}{{!}} {{{process 5 fin pitch Δ|}}} }}<!-- | + | -->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} {{!}} {{{process 5 fin pitch|}}} {{!}}{{!}} {{#ifeq: {{{process 5 fin pitch Δ|}}} | - | rowspan="3" style="background: #a3a3a3;" {{!}} N/A | {{{process 5 fin pitch Δ|}}} }} }}<!-- |
| − | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{!}} {{{process 6 fin pitch|}}} {{!}}{{!}} {{{process 6 fin pitch Δ|}}} }} | + | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{!}} {{{process 6 fin pitch|}}} {{!}}{{!}} {{#ifeq: {{{process 6 fin pitch Δ|}}} | - | rowspan="3" style="background: #a3a3a3;" {{!}} N/A | {{{process 6 fin pitch Δ|}}} }} }}<!-- |
|- | |- | ||
| {{{process 1 fin width|}}} || {{{process 1 fin width Δ|}}}<!-- | | {{{process 1 fin width|}}} || {{{process 1 fin width Δ|}}}<!-- | ||
| − | -->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{!}} {{{process 2 fin width|}}} {{!}}{{!}} {{{process 2 fin width Δ|}}} }}<!-- | + | -->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{!}} {{{process 2 fin width|}}} {{#ifeq: {{{process 2 fin pitch Δ|}}} | - | | {{!}}{{!}} {{{process 2 fin width Δ|}}} }} }}<!-- |
-->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{!}} {{{process 3 fin width|}}} {{!}}{{!}} {{{process 3 fin width Δ|}}} }}<!-- | -->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{!}} {{{process 3 fin width|}}} {{!}}{{!}} {{{process 3 fin width Δ|}}} }}<!-- | ||
-->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} {{!}} {{{process 4 fin width|}}} {{!}}{{!}} {{{process 4 fin width Δ|}}} }}<!-- | -->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} {{!}} {{{process 4 fin width|}}} {{!}}{{!}} {{{process 4 fin width Δ|}}} }}<!-- | ||
Revision as of 04:15, 5 April 2017
| Process Name | |
|---|---|
| 1st Production | |
| Litho- graphy |
Lithography |
| Immersion | |
| Exposure | |
| Wafer | Type |
| Size | |
| Tran- sistor |
Type |
| Voltage | |
| Fin | Pitch |
| Width | |
| Height | |
| Gate Length (Lg) | |
| Contacted Gate Pitch (CPP) | |
| Minimum Metal Pitch (MMP) | |
| SRAM bitcell |
High-Perf (HP) |
| High-Density (HD) | |
| Low-Voltage (LV) | |
| DRAM bitcell |
eDRAM |
| Value | |
|---|---|