From WikiChip
Difference between revisions of "Template:finfet nodes comp"
Line 13: | Line 13: | ||
| colspan="2" | {{{process 1 wafer size|}}} || colspan="2" | {{{process 2 wafer size|}}} || colspan="2" | {{{process 3 wafer size|}}} | | colspan="2" | {{{process 1 wafer size|}}} || colspan="2" | {{{process 2 wafer size|}}} || colspan="2" | {{{process 3 wafer size|}}} | ||
|- style="text-align: center;" | |- style="text-align: center;" | ||
− | | colspan="2" | {{{process 1 | + | | colspan="2" | {{{process 1 transistor|}}} || colspan="2" | {{{process 2 transistor|}}} || colspan="2" | {{{process 3 transistor|}}} |
|- style="text-align: center;" | |- style="text-align: center;" | ||
| colspan="2" | {{{process 1 volt|}}} || colspan="2" | {{{process 2 volt|}}} || colspan="2" | {{{process 3 volt|}}} | | colspan="2" | {{{process 1 volt|}}} || colspan="2" | {{{process 2 volt|}}} || colspan="2" | {{{process 3 volt|}}} |
Revision as of 22:55, 4 April 2017
Process Name | |
---|---|
1st Production | |
Lithography | Lithography |
Immersion | |
Exposure | |
Wafer | Type |
Size | |
Transistor | Type |
Voltage | |
Fin | Pitch |
Width | |
Height | |
Gate Length (Lg) | |
Contacted Gate Pitch (CPP) | |
Minimum Metal Pitch (MMP) | |
SRAM bitcell | High-Perf (HP) |
High-Density (HD) | |
Low-Voltage (LV) | |
DRAM bitcell | eDRAM |
Value | Value | Value | |||
---|---|---|---|---|---|