From WikiChip
Difference between revisions of "cavium/octeon plus/cn5830-900bg1521-exp"
Line 101: | Line 101: | ||
|l1d break=4x16 KiB | |l1d break=4x16 KiB | ||
|l1d desc=64-way set associative | |l1d desc=64-way set associative | ||
− | |l2 cache= | + | |l2 cache=2 MiB |
|l2 break=1x2 MiB | |l2 break=1x2 MiB | ||
|l2 desc=8-way set associative | |l2 desc=8-way set associative | ||
}} | }} |
Revision as of 02:22, 15 December 2016
Cache
- Main article: cnMIPS § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Facts about "CN5830-900 EXP - Cavium"
l1$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1d$ description | 64-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 64-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |