Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "cavium/octeon/cn3120-500bg868-exp"
(→Cache) |
|||
| Line 103: | Line 103: | ||
|l1d policy=Write-through | |l1d policy=Write-through | ||
|l2 cache=256 KiB | |l2 cache=256 KiB | ||
| − | |l2 break= | + | |l2 break=1x256 KiB |
|l2 desc=8-way set associative | |l2 desc=8-way set associative | ||
}} | }} | ||
Revision as of 12:42, 9 December 2016
Template:mpu The CN3120-500 EXP is a 64-bit dual-core MIPS communication microprocessor designed by Cavium and introduced in 2006. This processor, which incorporates two cnMIPS cores, operates at 500 MHz. This processor includes a number of hardware accelerators for network processing such as compression & decompression, RegEx engine, TCP, and QoS. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory.
Cache
- Main article: cnMIPS § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
|||||||||||||||||||||||||
Facts about "CN3120-500 EXP - Cavium"
| l1$ size | 80 KiB (81,920 B, 0.0781 MiB) + |
| l1d$ description | 64-way set associative + |
| l1d$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |