Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "cavium/octeon/cn3110-300bg868-cp"
(Created page with "{{cavium title|CN3110-300 CP}} {{mpu | name = Cavium CN3110-300 CP | no image = | image = octeon cn31xx.png | image size = |...") |
|||
| Line 52: | Line 52: | ||
| max memory addr = | | max memory addr = | ||
| − | | electrical = | + | | electrical = Yes |
| − | | power = | + | | power = 3 W |
| v core = | | v core = | ||
| v core tolerance = | | v core tolerance = | ||
| Line 89: | Line 89: | ||
| socket 0 type = | | socket 0 type = | ||
}} | }} | ||
| + | The '''CN3110-300 SCP''' is a {{arch|64}} [[single-core]] [[MIPS]] communication [[microprocessor]] (CP) designed by [[Cavium]] and introduced in [[2006]]. This processor, which incorporates a {{cavium|cnMIPS|l=arch}} core, operates at 300 MHz and dissipates 3 Watts. This processor includes a number of hardware accelerators for network processing such as high-performance I/O packet processing, [[TCP]], and [[QoS]]. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory. | ||
Revision as of 02:30, 9 December 2016
Template:mpu The CN3110-300 SCP is a 64-bit single-core MIPS communication microprocessor (CP) designed by Cavium and introduced in 2006. This processor, which incorporates a cnMIPS core, operates at 300 MHz and dissipates 3 Watts. This processor includes a number of hardware accelerators for network processing such as high-performance I/O packet processing, TCP, and QoS. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory.