From WikiChip
Difference between revisions of "cavium"
Line 20: | Line 20: | ||
== Processors == | == Processors == | ||
− | {{ | + | * {{cavium|NITROX}} |
+ | * {{cavium|NITROX II}} | ||
+ | * {{cavium|OCTEON}} | ||
== Microarchitectures == | == Microarchitectures == | ||
* {{cavium|cnMIPS|l=arch}} | * {{cavium|cnMIPS|l=arch}} | ||
+ | * {{cavium|cnMIPS II|l=arch}} | ||
+ | * {{cavium|cnMIPS III|l=arch}} | ||
+ | |||
+ | == Other Chips == | ||
+ | * {{cavium|Golden Gate}} | ||
[[Category:cavium]] | [[Category:cavium]] |
Revision as of 15:38, 7 December 2016
Cavium | |
![]() | |
Type | Public |
Founded | November, 2000 |
Founder | M. Raghib Hussain Syed Ali |
Headquarters | San Jose, CA |
Website | http://www.cavium.com |
Cavium, Inc. (formerly Cavium Networks) is an american fabless semiconductor company that specializes in ARM and MIPS microprocessors for networking devices in enterprise, data centers, and IoT gateways.
Processors
Microarchitectures
Other Chips
Facts about "Cavium"
company type | public + |
founded | November 2000 + |
founder | M. Raghib Hussain + and Syed Ali + |
full page name | cavium + |
headquarters | San Jose, CA + |
instance of | semiconductor company + |
name | Cavium + |
website | http://www.cavium.com + |
wikidata id | Q5055187 + |