From WikiChip
Difference between revisions of "intel/xeon e7/e7-4820"
(→Cache) |
|||
Line 92: | Line 92: | ||
{{main|intel/microarchitectures/westmere#Memory_Hierarchy|l1=Westmere § Cache}} | {{main|intel/microarchitectures/westmere#Memory_Hierarchy|l1=Westmere § Cache}} | ||
{{cache info | {{cache info | ||
− | |l1i cache=256 | + | |l1i cache=256 KiB |
− | |l1i break=8x32 | + | |l1i break=8x32 KiB |
|l1i desc=4-way set associative | |l1i desc=4-way set associative | ||
|l1i extra=(per core) | |l1i extra=(per core) | ||
− | |l1d cache=256 | + | |l1d cache=256 KiB |
− | |l1d break=8x32 | + | |l1d break=8x32 KiB |
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
|l1d extra=(per core) | |l1d extra=(per core) | ||
− | |l2 cache=2 | + | |l2 cache=2 MiB |
− | |l2 break=8x256 | + | |l2 break=8x256 KiB |
|l2 desc=8-way set associative | |l2 desc=8-way set associative | ||
|l2 extra=(per core) | |l2 extra=(per core) |
Revision as of 23:50, 20 September 2016
Template:mpu Xeon E7-4820 is a 64-bit octa-core x86 data center microprocessor that supports up to 4 sockets. This first generation Xeon E7 processor, Westmere-based, operates at a base frequency of 2 GHz with turob frequency of 2.266 GHz for 2 active cores. This chip has a TDP of 105 W, supporting up to 4 channels of DDR3 with support of up to 2 TB of memory.
Contents
Cache
- Main article: Westmere § Cache
Cache Info [Edit Values] | ||
L1I$ | 256 KiB 262,144 B 0.25 MiB |
8x32 KiB 4-way set associative (per core) |
L1D$ | 256 KiB 262,144 B 0.25 MiB |
8x32 KiB 8-way set associative (per core) |
L2$ | 2 MiB 2,048 KiB 2,097,152 B 0.00195 GiB |
8x256 KiB 8-way set associative (per core) |
L3$ | 18 MiB 18,432 KiB 18,874,368 B 0.0176 GiB |
16-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Memory controller
Integrated Memory Controller | |
Type | DDR3-800, DDR3-978, DDR3-1066 |
Controllers | 1 |
Channels | 4 |
ECC Support | Yes |
Max memory | 2048 GB |
Features
Facts about "Xeon E7-4820 - Intel"
l1d$ description | 8-way set associative + |
l1i$ description | 4-way set associative + |
l2$ description | 8-way set associative + |
l3$ description | 16-way set associative + |
l3$ size | 18 MiB (18,432 KiB, 18,874,368 B, 0.0176 GiB) + |