From WikiChip
Difference between revisions of "intel/xeon e3/e3-1268l v5"
(→Cache) |
|||
Line 78: | Line 78: | ||
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | ||
{{cache info | {{cache info | ||
− | |l1i cache=128 | + | |l1i cache=128 KiB |
− | |l1i break=4x32 | + | |l1i break=4x32 KiB |
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
|l1i extra=(per core, write-back) | |l1i extra=(per core, write-back) | ||
− | |l1d cache=128 | + | |l1d cache=128 KiB |
− | |l1d break=4x32 | + | |l1d break=4x32 KiB |
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
|l1d extra=(per core, write-back) | |l1d extra=(per core, write-back) | ||
− | |l2 cache=1 | + | |l2 cache=1 MiB |
− | |l2 break=4x256 | + | |l2 break=4x256 KiB |
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
|l2 extra=(per core) | |l2 extra=(per core) | ||
Line 93: | Line 93: | ||
|l3 break=4x2 MiB | |l3 break=4x2 MiB | ||
}} | }} | ||
+ | |||
== Graphics == | == Graphics == | ||
{{integrated graphic | {{integrated graphic |
Revision as of 23:12, 20 September 2016
Template:mpu The Xeon E3-1268L V5 is an entry-level workstations and servers 64-bit x86 quad-core microprocessor introduced by Intel in October 2015. This Skylake-based chip operates at 2.4 GHz with turbo boost of 3.4 GHz. The E3-1268L V5 is an ultra low power chip with a TDP of 35 Watts and supports up to 64 GB of dual-channel DDR3/4. This MPU has the HD Graphics P530 IGP underclocked to 350 MHz.
Cache
- Main article: Skylake § Cache
Cache Info [Edit Values] | ||
L1I$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB 8-way set associative (per core, write-back) |
L1D$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB 8-way set associative (per core, write-back) |
L2$ | 1 MiB 1,024 KiB 1,048,576 B 9.765625e-4 GiB |
4x256 KiB 4-way set associative (per core) |
L3$ | 8 MiB 8,192 KiB 8,388,608 B 0.00781 GiB |
4x2 MiB |
Graphics
Integrated Graphic Information | |
GPU | Intel HD Graphics P530 |
Device ID | 0x191D |
Execution Units | 24 |
Displays | 3 |
Frequency | 350 MHz 0.35 GHz
350,000 KHz |
Max frequency | 1 GHz 1,000 MHz
1,000,000 KHz |
Max memory | 1.7 GB "GB" is not declared as a valid unit of measurement for this property.
|
Output | DisplayPort, Embedded DisplayPort, HDMI, DVI |
DirectX | 12.1 |
OpenGL | 4.4 |
OpenCL | 2.0 |
HDMI | 1.4 |
DP | 1.2 |
eDP | 1.3 |
Max HDMI Res | 4096x2160 @24 Hz |
Max DP Res | 4096x2304 @60 Hz |
Max eDP Res | 4096x2304 @60 Hz |
Intel Quick Sync Video | |
Intel InTru 3D | |
Intel Insider | |
Intel WiDi (Wireless Display) | |
Intel Clear Video |
Memory controller
Integrated Memory Controller | |
Type | DDR3L-1333, DDR3L-1600, DDR3L-RS1333, DDR3L-RS1600, DDR4-1866, DDR4-2133, DDR4-RS1866, DDR4-RS2133 |
Controllers | 1 |
Channels | 2 |
ECC Support | Yes |
Max bandwidth | 34.1 GB/s |
Max memory | 64 GB |
Expansions
Features
Facts about "Xeon E3-1268L v5 - Intel"
device id | 0x191D + |
has feature | integrated gpu + |
integrated gpu | Intel HD Graphics P530 + |
integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
integrated gpu max frequency | 1,000 MHz (1 GHz, 1,000,000 KHz) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |