Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "phytium/feiteng/ft-1500a-4"
| Line 84: | Line 84: | ||
== Cache == | == Cache == | ||
{{cache info | {{cache info | ||
| − | |l1i cache=128 | + | |l1i cache=128 KiB |
| − | |l1i break=4x32 | + | |l1i break=4x32 KiB |
|l1i extra=(per core) | |l1i extra=(per core) | ||
| − | |l1d cache=128 | + | |l1d cache=128 KiB |
| − | |l1d break=4x32 | + | |l1d break=4x32 KiB |
|l1d extra=(per core) | |l1d extra=(per core) | ||
| − | |l2 cache=2 | + | |l2 cache=2 MiB |
| − | |l2 break=4x512 | + | |l2 break=4x512 KiB |
|l3 cache=8 MiB | |l3 cache=8 MiB | ||
}} | }} | ||
Revision as of 22:49, 20 September 2016
Template:mpu FT-1500A/4 is a quad-core 64-bit ARM system on chip developed by Phytium and introduced in mid-2016. Manufactured on a 28 nm process, the chip operates at 1.5 to 2 Hz and dissipates a maximum of 15 W. This chip is designed for workstations and lightweight servers.
Cache
| Cache Info [Edit Values] | ||
| L1I$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB (per core) |
| L1D$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB (per core) |
| L2$ | 2 MiB 2,048 KiB 2,097,152 B 0.00195 GiB |
4x512 KiB |
| L3$ | 8 MiB 8,192 KiB 8,388,608 B 0.00781 GiB |
|
Graphics
This SoC has no integrated graphics processing unit.
Memory controller
| Integrated Memory Controller | |
| Type | DDR3-1600 |
| Controllers | 2 |
| ECC Support | No |
| Max bandwidth | 25.6 GB/s |
Expansions
Networking
- 1x Gigabit Ethernet Interface
| Networking | |
| 10Base-T | Yes |
| 100Base-T | Yes |
| 1000Base-T | Yes |
Documents
Datasheet