From WikiChip
Difference between revisions of "amd/am8086/p8086-2b"
< amd‎ | am8086

(→‎Cache)
Line 76: Line 76:
 
{{main|intel/microarchitectures/8086#Memory_Hierarchy|l1=8086 § Cache}}
 
{{main|intel/microarchitectures/8086#Memory_Hierarchy|l1=8086 § Cache}}
 
{{cache info
 
{{cache info
−
|l1 cache=0 KB
+
|l1 cache=0 KiB
−
|l1 break=1x0 KB
+
|l1 break=1x0 KiB
 
|l1 desc=
 
|l1 desc=
 
|l1 extra=
 
|l1 extra=

Revision as of 22:02, 20 September 2016

Template:mpu P8086-2B is a second-sourced 8086 designed by Intel and manufactured by AMD in a 40-pin Plastic DIP. This chip operated at 8 MHz.

Cache

Main article: 8086 § Cache
Cache Info [Edit Values]
L1$ 0 KiB
0 B
0 MiB
1x0 KiB

Features

  • Burn-in screening
  • ISA-compatible with 8080
  • Direct addressing up to 1 MB
  • 16-bit arithmetic

Documents

Datasheets

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/am8086/p8086-2b&oldid=25503"
Facts about "P8086-2B - AMD"
RDF feed
l1$ size0 KiB (0 B, 0 MiB) +