From WikiChip
Difference between revisions of "intel/80486/486dx4-100"
< intel‎ | 80486

(Cache)
(correction)
Line 88: Line 88:
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}}
 
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}}
 +
The i486dx4-100 was offered with two cache policies. Models that came with a write-back cache were marked by an "'''&EW'''" identifier. Models that came with a write-through policy were marked by "'''&E'''".
 
{{cache info
 
{{cache info
|l1 cache=8 KiB
+
|l1 cache=16 KiB
|l1 break=1x8 KiB
+
|l1 break=1x16 KiB
 
|l1 desc=4-way set associative
 
|l1 desc=4-way set associative
|l1 extra=(unified, write-through policy)
+
|l1 extra=(unified, write-through/write-back policy)
 
}}
 
}}
  

Revision as of 21:57, 20 September 2016

Template:mpu i486DX4-100 was a fourth-generation x86 microprocessor introduced by Intel in 1994. This chip, which is based on the 80486 microarchitecture, had a clock multiplier of x2, x2.5, and x3 with a max operating frequency of 100 MHz, three times the bus frequency. Like the original i486DX, this chip implemented the 80387 FPU on-die and incorporated System Management Mode (SMM). The DX4 series had twice as much cache space as the older processors.

Cache

Main article: 80486 § Cache

The i486dx4-100 was offered with two cache policies. Models that came with a write-back cache were marked by an "&EW" identifier. Models that came with a write-through policy were marked by "&E".

Cache Info [Edit Values]
L1$ 16 KiB
16,384 B
0.0156 MiB
1x16 KiB 4-way set associative (unified, write-through/write-back policy)

Graphics

This chip had no integrated graphics processing unit.

Features

Gallery

See also

Facts about "i486DX4-100 - Intel"
l1$ description4-way set associative +
l1$ size8 KiB (8,192 B, 0.00781 MiB) +