Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/k6-2/k6-2-337afr"
(Created page with "{{amd title|K6-2/337AFR}} {{mpu | name = K6-2/337AFR | no image = No | image = | image size = | caption = | des...") |
|||
| Line 26: | Line 26: | ||
| bus speed = 75 MHz | | bus speed = 75 MHz | ||
| bus rate = 75 MT/s | | bus rate = 75 MT/s | ||
| − | | clock multiplier = 4. | + | | clock multiplier = 4.5 |
| cpuid = 58C | | cpuid = 58C | ||
Revision as of 10:16, 4 August 2016
Template:mpu K6-2/337AFR was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1998 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 337 MHz and had a FSB operating at 75 MHz.
Contents
Cache
- Main article: K6-2 § Cache
L2$ can be 512 KB to 2 MB, depending on manufacturer and motherboard model. L2$ is off-chip.
| Cache Info [Edit Values] | ||
| L1I$ | 32 KB "KB" is not declared as a valid unit of measurement for this property. |
1x32 KB 2-way set associative |
| L1D$ | 32 KB "KB" is not declared as a valid unit of measurement for this property. |
1x32 KB 2-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
- Auto-power down state
- Stop clock state
Documents
DataSheet
- AMD-K6-2 Processor Data Sheet; Publication #21850 Revision J/0, February 2000
Facts about "K6-2/337AFR - AMD"
| l1d$ description | 2-way set associative + |
| l1i$ description | 2-way set associative + |