Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/k6-2/k6-2-333afr"
| Line 2: | Line 2: | ||
{{mpu | {{mpu | ||
| name = K6-2/333AFR | | name = K6-2/333AFR | ||
| − | | no image = | + | | no image = |
| − | | image = | + | | image = Ic-photo-AMD--AMD-K6-2 333AFR-(K6-2-CPU).png |
| image size = | | image size = | ||
| − | | caption = | + | | caption = Week 30, 1998 |
| designer = AMD | | designer = AMD | ||
| manufacturer = AMD | | manufacturer = AMD | ||
Revision as of 22:31, 3 August 2016
Template:mpu K6-2/333AFR was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1998 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 333 MHz with a FSB of 95 MHz consumed 19 W. Note that K6-2/333AFR-66 is an identical model with a multiplier of 5 instead of 3.6 designed to support a 66 MHz bus instead.
Contents
Cache
- Main article: K6-2 § Cache
L2$ can be 512 KB to 2 MB, depending on manufacturer and motherboard model. L2$ is off-chip.
| Cache Info [Edit Values] | ||
| L1I$ | 32 KB "KB" is not declared as a valid unit of measurement for this property. |
1x32 KB 2-way set associative |
| L1D$ | 32 KB "KB" is not declared as a valid unit of measurement for this property. |
1x32 KB 2-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
- Auto-power down state
- Stop clock state
Documents
DataSheet
- AMD-K6-2 Processor Data Sheet; Publication #21850 Revision J/0, February 2000
Facts about "K6-2/333AFR - AMD"
| l1d$ description | 2-way set associative + |
| l1i$ description | 2-way set associative + |