Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/k6-2/k6-2-300afr-66"
| Line 28: | Line 28: | ||
| clock multiplier = 4.5 | | clock multiplier = 4.5 | ||
| cpuid = 580 | | cpuid = 580 | ||
| − | | | + | | cpuid 2 = 58C |
| + | |||
| + | | microarch = K6-2 | ||
| + | | platform = Super 7 | ||
| + | | chipset = | ||
| + | | core name = Chomper | ||
| + | | core name 2 = Chomper Extended | ||
| + | | core family = 5 | ||
| + | | core model = 8 | ||
| + | | core stepping = 0 | ||
| + | | core stepping 2 = 12 | ||
| + | | process = 0.25 µm | ||
| + | | transistors = 9,300,000 | ||
| + | | technology = CMOS | ||
| + | | die size = 81 mm² | ||
| + | | word size = 32 bit | ||
| + | | core count = 1 | ||
| + | | thread count = 1 | ||
| + | | max cpus = 1 | ||
| + | | max memory = 4 GB | ||
}} | }} | ||
'''K6-2/300AFR-66''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1998]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 300 MHz with a [[FSB]] of 66 MHz consumed 17.2 W. Note that this is an identical model to {{\\|k6-2-300afr|K6-2/300AFR}} with a multiplier of 4.5 instead of 3 designed to support a 66 MHz bus instead of 100 MHz. | '''K6-2/300AFR-66''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1998]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 300 MHz with a [[FSB]] of 66 MHz consumed 17.2 W. Note that this is an identical model to {{\\|k6-2-300afr|K6-2/300AFR}} with a multiplier of 4.5 instead of 3 designed to support a 66 MHz bus instead of 100 MHz. | ||
Revision as of 21:04, 3 August 2016
Template:mpu K6-2/300AFR-66 was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1998 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 300 MHz with a FSB of 66 MHz consumed 17.2 W. Note that this is an identical model to K6-2/300AFR with a multiplier of 4.5 instead of 3 designed to support a 66 MHz bus instead of 100 MHz.