Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/am286zx-lx/ng286lx-12"
| Line 100: | Line 100: | ||
* CPU shutdown mode; System shutdown mode | * CPU shutdown mode; System shutdown mode | ||
* Staggered DRAM refresh; slow-refresh DRAM support | * Staggered DRAM refresh; slow-refresh DRAM support | ||
| + | |||
| + | == Documents == | ||
| + | * [[:File:Am286ZX-LX (December 1991).pdf|Am286ZX/LX (December 1991)]] | ||
== See also == | == See also == | ||
* {{amd|Am286ZX/LX}} | * {{amd|Am286ZX/LX}} | ||
* {{amd|N80C286-12}} | * {{amd|N80C286-12}} | ||
Revision as of 18:50, 24 May 2016
Template:mpu NG286LX-12 was a 16-bit system on chip designed by AMD and introduced in late 1990. This chip, which incorporated the N80C286-12 core operating at 12 MHz integrated with all the other components typically found on an IBM PC AT motherboard (e.g. Interrupt Controller, Clock Generator, Bus Controller, and DMA Controller). This model is an enhanced version of the NG286ZX-12 which added a few more power saving features.
Contents
Cache
- Main article: 80286 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 0 KB "KB" is not declared as a valid unit of measurement for this property. |
1x0 KB |
| L2$ | 0 KB "KB" is not declared as a valid unit of measurement for this property. |
1x0 KB |
Graphics
This chip had no integrated graphics processing unit.
Features
- Protected mode
- on-die bus controller
- on-die clock generator
- on-die DMA controller
- on-die interrupt controller
- Direct link to a FPU coprocessor (Am287)
- Direct link to a Keyboard controller
- CPU shutdown mode; System shutdown mode
- Staggered DRAM refresh; slow-refresh DRAM support
Documents
See also
Facts about "NG286LX-12 - AMD"
| has feature | on-die bus controller +, on-die clock generator +, on-die DMA controller + and on-die interrupt controller + |