From WikiChip
Difference between revisions of "intel/pentium (2009)/g4500"
(Created page with "{{intel title|Pentium G4500}} {{mpu | name = Pentium G4500 | no image = Yes | image = | image size = | caption =...") |
|||
Line 70: | Line 70: | ||
}} | }} | ||
The '''{{intel|Pentium (2009)|Pentium}} G4500''' is a dual-core mid-tier {{arch|64}} [[x86]] microprocessor introduced by [[Intel]] in September 2015. This MPU does not have turbo boost mode and is thus clocked at a higher operating frequency of 3.5 GHz with a TDP of 51 Watts. This chip incorporates the {{intel|HD Graphics 530}} IGP and supports up to 64 GB of dual-channel DDR3L/DDR4 memory. | The '''{{intel|Pentium (2009)|Pentium}} G4500''' is a dual-core mid-tier {{arch|64}} [[x86]] microprocessor introduced by [[Intel]] in September 2015. This MPU does not have turbo boost mode and is thus clocked at a higher operating frequency of 3.5 GHz with a TDP of 51 Watts. This chip incorporates the {{intel|HD Graphics 530}} IGP and supports up to 64 GB of dual-channel DDR3L/DDR4 memory. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | ||
+ | {{cache info | ||
+ | |l1i cache=64 KB | ||
+ | |l1i break=2x32 KB | ||
+ | |l1i desc=8-way set associative | ||
+ | |l1i extra=(per core, write-back) | ||
+ | |l1d cache=64 KB | ||
+ | |l1d break=2x32 KB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l1d extra=(per core, write-back) | ||
+ | |l2 cache=512 KB | ||
+ | |l2 break=2x256 KB | ||
+ | |l2 desc=4-way set associative | ||
+ | |l2 extra=(per core) | ||
+ | |l3 cache=3 MB | ||
+ | |l3 break=2x1.5 MB | ||
+ | |l3 desc= | ||
+ | |l3 extra= | ||
+ | }} |
Revision as of 17:57, 6 May 2016
Template:mpu The Pentium G4500 is a dual-core mid-tier 64-bit x86 microprocessor introduced by Intel in September 2015. This MPU does not have turbo boost mode and is thus clocked at a higher operating frequency of 3.5 GHz with a TDP of 51 Watts. This chip incorporates the HD Graphics 530 IGP and supports up to 64 GB of dual-channel DDR3L/DDR4 memory.
Cache
- Main article: Skylake § Cache
Cache Info [Edit Values] | ||
L1I$ | 64 KB "KB" is not declared as a valid unit of measurement for this property. |
2x32 KB 8-way set associative (per core, write-back) |
L1D$ | 64 KB "KB" is not declared as a valid unit of measurement for this property. |
2x32 KB 8-way set associative (per core, write-back) |
L2$ | 512 KB "KB" is not declared as a valid unit of measurement for this property. |
2x256 KB 4-way set associative (per core) |
L3$ | 3 MB "MB" is not declared as a valid unit of measurement for this property. |
2x1.5 MB |
Facts about "Pentium G4500 - Intel"
l1d$ description | 8-way set associative + |
l1i$ description | 8-way set associative + |
l2$ description | 4-way set associative + |