From WikiChip
Difference between revisions of "intel/xeon e3/e3-1545m v5"
Line 73: | Line 73: | ||
}} | }} | ||
The '''Xeon E3-1545M V5''' is {{arch|64}} [[x86]] mobile quad-core microprocessor for introduced by [[Intel]] in October 2015. This entry-level {{intel|Skylake}}-based workstations processor operates at 2.9 GHz with turbo boost of 3.8 GHz. This chip has a TDP of 45 Watts with a configurable TDP down of 35 W. The MPU supports up to 64 GB of dual-channel DDR3/4 and has the {{intel|Iris Pro Graphics P580}} [[integrated graphics processor|IGP]]. | The '''Xeon E3-1545M V5''' is {{arch|64}} [[x86]] mobile quad-core microprocessor for introduced by [[Intel]] in October 2015. This entry-level {{intel|Skylake}}-based workstations processor operates at 2.9 GHz with turbo boost of 3.8 GHz. This chip has a TDP of 45 Watts with a configurable TDP down of 35 W. The MPU supports up to 64 GB of dual-channel DDR3/4 and has the {{intel|Iris Pro Graphics P580}} [[integrated graphics processor|IGP]]. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | ||
+ | {{cache info | ||
+ | |l1i cache=128 KB | ||
+ | |l1i break=4x32 KB | ||
+ | |l1i desc=8-way set associative | ||
+ | |l1i extra=(per core, write-back) | ||
+ | |l1d cache=128 KB | ||
+ | |l1d break=4x32 KB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l1d extra=(per core, write-back) | ||
+ | |l2 cache=1 MB | ||
+ | |l2 break=4x256 KB | ||
+ | |l2 desc=4-way set associative | ||
+ | |l2 extra=(per core) | ||
+ | |l3 cache=8 MB | ||
+ | |l3 break=4x2 MB | ||
+ | |l3 desc= | ||
+ | |l3 extra= | ||
+ | }} |
Revision as of 14:22, 4 May 2016
Template:mpu The Xeon E3-1545M V5 is 64-bit x86 mobile quad-core microprocessor for introduced by Intel in October 2015. This entry-level Skylake-based workstations processor operates at 2.9 GHz with turbo boost of 3.8 GHz. This chip has a TDP of 45 Watts with a configurable TDP down of 35 W. The MPU supports up to 64 GB of dual-channel DDR3/4 and has the Iris Pro Graphics P580 IGP.
Cache
- Main article: Skylake § Cache
Cache Info [Edit Values] | ||
L1I$ | 128 KB "KB" is not declared as a valid unit of measurement for this property. |
4x32 KB 8-way set associative (per core, write-back) |
L1D$ | 128 KB "KB" is not declared as a valid unit of measurement for this property. |
4x32 KB 8-way set associative (per core, write-back) |
L2$ | 1 MB "MB" is not declared as a valid unit of measurement for this property. |
4x256 KB 4-way set associative (per core) |
L3$ | 8 MB "MB" is not declared as a valid unit of measurement for this property. |
4x2 MB |
Facts about "Xeon E3-1545M v5 - Intel"
l1d$ description | 8-way set associative + |
l1i$ description | 8-way set associative + |
l2$ description | 4-way set associative + |