From WikiChip
Difference between revisions of "gate universality"
(Created page with "'''Gate universality''' is a concept that refers to individual logic gates, primarily NAND and NOR, being functionally complete. Converting complex logic funct...") |
|||
Line 1: | Line 1: | ||
− | '''Gate universality''' is a concept that refers to individual [[logic gates]], primarily [[NAND]] and [[NOR]], being [[functionally complete]] | + | '''Gate universality''' is a concept that refers to individual [[logic gates]], primarily [[NAND]] and [[NOR]], being [[functionally complete]]. |
+ | In [[CMOS]], converting complex logic functions into [[NAND logic|NAND]] and [[NOR logic|NOR]]-based logic can sometimes allow additional optimizations by removing redundant sets of [[pMOS transistor|pMOS]] and [[nMOS transistor|nMOS]] pairs of [[transistor]]s. | ||
+ | |||
+ | {| class="wikitable" | ||
+ | ! [[logic gate|Gate]] !! [[Boolean function]] !! [[NAND logic]] !! [[NOR logic]] | ||
+ | |- | ||
+ | | [[not gate|NOT]] || <math>Q = \bar{A}</math> || <math>Q = \overline{AA}</math> || <math>Q = \overline{A+A}</math> | ||
+ | |- | ||
+ | | [[and gate|AND]] || <math>Q = AB</math> || <math>Q = \overline{AB}</math> || <math>Q = \overline{A+B}</math> | ||
+ | |- | ||
+ | | [[or gate|OR]] || <math>Q = A+B</math> || <math>Q = \overline{\bar{A}\bar{B}}</math> || <math>Q = \overline{\bar{A}+\bar{B}}</math> | ||
+ | |} | ||
{{stub}} | {{stub}} |
Revision as of 00:59, 23 November 2015
Gate universality is a concept that refers to individual logic gates, primarily NAND and NOR, being functionally complete.
In CMOS, converting complex logic functions into NAND and NOR-based logic can sometimes allow additional optimizations by removing redundant sets of pMOS and nMOS pairs of transistors.
Gate | Boolean function | NAND logic | NOR logic |
---|---|---|---|
NOT | |||
AND | |||
OR |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |