Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:nodes comp"
(Created page with "{{planar comp header}} <div style="overflow-x:auto; white-space:nowrap; text-align: center; font-family: monospace;"> {| class="wikitable" style="margin:0; {{{style|}}}" |- st...") |
(fixed) |
||
| (11 intermediate revisions by 2 users not shown) | |||
| Line 8: | Line 8: | ||
-->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 4 fab|}}} }}<!-- | -->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 4 fab|}}} }}<!-- | ||
-->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 5 fab|}}} }}<!-- | -->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 5 fab|}}} }}<!-- | ||
| − | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 6 fab|}}} }} | + | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 6 fab|}}} }}<!-- |
| + | -->{{#if: {{{process 7 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 7 fab|}}} }}<!-- | ||
| + | -->{{#if: {{{process 8 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 8 fab|}}} }}<!-- | ||
| + | -->{{#if: {{{process 9 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 9 fab|}}} }}<!-- | ||
| + | -->{{#if: {{{process 10 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 10 fab|}}} }}<!-- | ||
| + | -->{{#if: {{{process 11 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 11 fab|}}} }}<!-- | ||
| + | -->{{#if: {{{process 12 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 12 fab|}}} }} | ||
|- style="text-align: center;" | |- style="text-align: center;" | ||
| colspan="2" | {{{process 1 name|}}}<!-- | | colspan="2" | {{{process 1 name|}}}<!-- | ||
| Line 15: | Line 21: | ||
-->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 4 name|}}} }}<!-- | -->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 4 name|}}} }}<!-- | ||
-->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 5 name|}}} }}<!-- | -->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 5 name|}}} }}<!-- | ||
| − | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 6 name|}}} }} | + | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 6 name|}}} }}<!-- |
| + | -->{{#if: {{{process 7 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 7 name|}}} }}<!-- | ||
| + | -->{{#if: {{{process 8 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 8 name|}}} }}<!-- | ||
| + | -->{{#if: {{{process 9 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 9 name|}}} }}<!-- | ||
| + | -->{{#if: {{{process 10 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 10 name|}}} }}<!-- | ||
| + | -->{{#if: {{{process 11 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 11 name|}}} }}<!-- | ||
| + | -->{{#if: {{{process 12 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 12 name|}}} }} | ||
|- style="text-align: center;" | |- style="text-align: center;" | ||
| colspan="2" | {{{process 1 date|}}}<!-- | | colspan="2" | {{{process 1 date|}}}<!-- | ||
| Line 22: | Line 34: | ||
-->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 4 date|}}} }}<!-- | -->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 4 date|}}} }}<!-- | ||
-->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 5 date|}}} }}<!-- | -->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 5 date|}}} }}<!-- | ||
| − | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 6 date|}}} }} | + | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 6 date|}}} }}<!-- |
| + | -->{{#if: {{{process 7 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 7 date|}}} }}<!-- | ||
| + | -->{{#if: {{{process 8 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 8 date|}}} }}<!-- | ||
| + | -->{{#if: {{{process 9 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 9 date|}}} }}<!-- | ||
| + | -->{{#if: {{{process 10 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 10 date|}}} }}<!-- | ||
| + | -->{{#if: {{{process 11 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 11 date|}}} }}<!-- | ||
| + | -->{{#if: {{{process 12 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 12 date|}}} }} | ||
|- style="text-align: center;" | |- style="text-align: center;" | ||
| colspan="2" | {{{process 1 lith|}}}<!-- | | colspan="2" | {{{process 1 lith|}}}<!-- | ||
| Line 29: | Line 47: | ||
-->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 4 lith|}}} }}<!-- | -->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 4 lith|}}} }}<!-- | ||
-->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 5 lith|}}} }}<!-- | -->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 5 lith|}}} }}<!-- | ||
| − | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 6 lith|}}} }} | + | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 6 lith|}}} }}<!-- |
| + | -->{{#if: {{{process 7 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 7 lith|}}} }}<!-- | ||
| + | -->{{#if: {{{process 8 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 8 lith|}}} }}<!-- | ||
| + | -->{{#if: {{{process 9 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 9 lith|}}} }}<!-- | ||
| + | -->{{#if: {{{process 10 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 10 lith|}}} }}<!-- | ||
| + | -->{{#if: {{{process 11 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 11 lith|}}} }}<!-- | ||
| + | -->{{#if: {{{process 12 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 12 lith|}}} }} | ||
|- style="text-align: center;" | |- style="text-align: center;" | ||
| colspan="2" | {{{process 1 immersion|}}}<!-- | | colspan="2" | {{{process 1 immersion|}}}<!-- | ||
| Line 36: | Line 60: | ||
-->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 4 immersion|}}} }}<!-- | -->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 4 immersion|}}} }}<!-- | ||
-->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 5 immersion|}}} }}<!-- | -->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 5 immersion|}}} }}<!-- | ||
| − | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 6 immersion|}}} }} | + | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 6 immersion|}}} }}<!-- |
| + | -->{{#if: {{{process 7 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 7 immersion|}}} }}<!-- | ||
| + | -->{{#if: {{{process 8 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 8 immersion|}}} }}<!-- | ||
| + | -->{{#if: {{{process 9 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 9 immersion|}}} }}<!-- | ||
| + | -->{{#if: {{{process 10 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 10 immersion|}}} }}<!-- | ||
| + | -->{{#if: {{{process 11 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 11 immersion|}}} }}<!-- | ||
| + | -->{{#if: {{{process 12 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 12 immersion|}}} }} | ||
|- style="text-align: center;" | |- style="text-align: center;" | ||
| colspan="2" | {{{process 1 exposure|}}}<!-- | | colspan="2" | {{{process 1 exposure|}}}<!-- | ||
| Line 72: | Line 102: | ||
-->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 5 volt|}}} }}<!-- | -->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 5 volt|}}} }}<!-- | ||
-->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 6 volt|}}} }} | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 6 volt|}}} }} | ||
| + | |- style="text-align: center;" | ||
| + | | colspan="2" | {{{process 1 layers|}}}<!-- | ||
| + | -->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 2 layers|}}} }}<!-- | ||
| + | -->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 3 layers|}}} }}<!-- | ||
| + | -->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 4 layers|}}} }}<!-- | ||
| + | -->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 5 layers|}}} }}<!-- | ||
| + | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} colspan="2" {{!}} {{{process 6 layers|}}} }} | ||
|- | |- | ||
! Value !! {{{process 1 delta from|}}}<!-- | ! Value !! {{{process 1 delta from|}}}<!-- | ||
| Line 80: | Line 117: | ||
-->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} Value {{!}}{{!}} {{{process 6 delta from|}}} }} | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} Value {{!}}{{!}} {{{process 6 delta from|}}} }} | ||
|- | |- | ||
| − | | {{{process 1 gate len|}}} || {{#ifeq: {{{process 1 gate len Δ|}}} | - | | {{{process 1 gate len Δ|}}} }}<!-- | + | | {{{process 1 gate len|}}} || {{#ifeq: {{{process 1 gate len Δ|}}} | - | rowspan="7" style="background: #a3a3a3;" {{!}} N/A | {{{process 1 gate len Δ|}}} }}<!-- |
| − | -->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 gate len|}}} {{#ifeq: {{{process 2 gate len Δ|}}} | - | | + | -->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 gate len|}}} {{!}}{{!}} {{#ifeq: {{{process 2 gate len Δ|}}} | - | rowspan="7" style="background: #a3a3a3;" {{!}} N/A | {{{process 2 gate len Δ|}}} }} }}<!-- |
| − | -->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 gate len|}}} {{#ifeq: {{{process 3 gate len Δ|}}} | - | | + | -->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 gate len|}}} {{!}}{{!}} {{#ifeq: {{{process 3 gate len Δ|}}} | - | rowspan="7" style="background: #a3a3a3;" {{!}} N/A | {{{process 3 gate len Δ|}}} }} }}<!-- |
| − | -->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} {{{process 4 gate len|}}} {{#ifeq: {{{process 4 gate len Δ|}}} | - | | + | -->{{#if: {{{process 4 fab|}}}| {{!}}{{!}} {{{process 4 gate len|}}} {{!}}{{!}} {{#ifeq: {{{process 4 gate len Δ|}}} | - | rowspan="7" style="background: #a3a3a3;" {{!}} N/A | {{{process 4 gate len Δ|}}} }} }}<!-- |
| − | -->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} {{{process 5 gate len|}}} {{#ifeq: {{{process 5 gate len Δ|}}} | - | | + | -->{{#if: {{{process 5 fab|}}}| {{!}}{{!}} {{{process 5 gate len|}}} {{!}}{{!}} {{#ifeq: {{{process 5 gate len Δ|}}} | - | rowspan="7" style="background: #a3a3a3;" {{!}} N/A | {{{process 5 gate len Δ|}}} }} }}<!-- |
| − | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{{process 6 gate len|}}} {{#ifeq: {{{process 6 gate len Δ|}}} | - | | + | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{{process 6 gate len|}}} {{!}}{{!}} {{#ifeq: {{{process 6 gate len Δ|}}} | - | rowspan="7" style="background: #a3a3a3;" {{!}} N/A | {{{process 6 gate len Δ|}}} }} }} |
|- | |- | ||
| − | | {{{process 1 cpp|}}} | + | | {{{process 1 cpp|}}} {{#ifeq: {{{process 1 cpp Δ|}}} | - | | {{!}}{{!}} {{{process 1 cpp Δ|}}} }}<!-- |
-->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 cpp|}}} {{#ifeq: {{{process 2 cpp Δ|}}} | - | | {{!}}{{!}} {{{process 2 cpp Δ|}}} }} }}<!-- | -->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 cpp|}}} {{#ifeq: {{{process 2 cpp Δ|}}} | - | | {{!}}{{!}} {{{process 2 cpp Δ|}}} }} }}<!-- | ||
-->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 cpp|}}} {{#ifeq: {{{process 3 cpp Δ|}}} | - | | {{!}}{{!}} {{{process 3 cpp Δ|}}} }} }}<!-- | -->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 cpp|}}} {{#ifeq: {{{process 3 cpp Δ|}}} | - | | {{!}}{{!}} {{{process 3 cpp Δ|}}} }} }}<!-- | ||
| Line 94: | Line 131: | ||
-->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{{process 6 cpp|}}} {{#ifeq: {{{process 6 cpp Δ|}}} | - | | {{!}}{{!}} {{{process 6 cpp Δ|}}} }} }} | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{{process 6 cpp|}}} {{#ifeq: {{{process 6 cpp Δ|}}} | - | | {{!}}{{!}} {{{process 6 cpp Δ|}}} }} }} | ||
|- | |- | ||
| − | | {{{process 1 mmp|}}} | + | | {{{process 1 mmp|}}} {{#ifeq: {{{process 1 mmp Δ|}}} | - | | {{!}}{{!}} {{{process 1 mmp Δ|}}} }}<!-- |
-->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 mmp|}}} {{#ifeq: {{{process 2 mmp Δ|}}} | - | | {{!}}{{!}} {{{process 2 mmp Δ|}}} }} }}<!-- | -->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 mmp|}}} {{#ifeq: {{{process 2 mmp Δ|}}} | - | | {{!}}{{!}} {{{process 2 mmp Δ|}}} }} }}<!-- | ||
-->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 mmp|}}} {{#ifeq: {{{process 3 mmp Δ|}}} | - | | {{!}}{{!}} {{{process 3 mmp Δ|}}} }} }}<!-- | -->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 mmp|}}} {{#ifeq: {{{process 3 mmp Δ|}}} | - | | {{!}}{{!}} {{{process 3 mmp Δ|}}} }} }}<!-- | ||
| Line 101: | Line 138: | ||
-->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{{process 6 mmp|}}} {{#ifeq: {{{process 6 mmp Δ|}}} | - | | {{!}}{{!}} {{{process 6 mmp Δ|}}} }} }} | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{{process 6 mmp|}}} {{#ifeq: {{{process 6 mmp Δ|}}} | - | | {{!}}{{!}} {{{process 6 mmp Δ|}}} }} }} | ||
|- | |- | ||
| − | | {{{process 1 sram hp|}}} | + | | {{{process 1 sram hp|}}} {{#ifeq: {{{process 1 sram hp Δ|}}} | - | | {{!}}{{!}} {{{process 1 sram hp Δ|}}} }}<!-- |
-->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 sram hp|}}} {{#ifeq: {{{process 2 sram hp Δ|}}} | - | | {{!}}{{!}} {{{process 2 sram hp Δ|}}} }} }}<!-- | -->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 sram hp|}}} {{#ifeq: {{{process 2 sram hp Δ|}}} | - | | {{!}}{{!}} {{{process 2 sram hp Δ|}}} }} }}<!-- | ||
-->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 sram hp|}}} {{#ifeq: {{{process 3 sram hp Δ|}}} | - | | {{!}}{{!}} {{{process 3 sram hp Δ|}}} }} }}<!-- | -->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 sram hp|}}} {{#ifeq: {{{process 3 sram hp Δ|}}} | - | | {{!}}{{!}} {{{process 3 sram hp Δ|}}} }} }}<!-- | ||
| Line 108: | Line 145: | ||
-->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{{process 6 sram hp|}}} {{#ifeq: {{{process 6 sram hp Δ|}}} | - | | {{!}}{{!}} {{{process 6 sram hp Δ|}}} }} }} | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{{process 6 sram hp|}}} {{#ifeq: {{{process 6 sram hp Δ|}}} | - | | {{!}}{{!}} {{{process 6 sram hp Δ|}}} }} }} | ||
|- | |- | ||
| − | | {{{process 1 sram hd|}}} | + | | {{{process 1 sram hd|}}} {{#ifeq: {{{process 1 sram hd Δ|}}} | - | | {{!}}{{!}} {{{process 1 sram hd Δ|}}} }}<!-- |
-->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 sram hd|}}} {{#ifeq: {{{process 2 sram hd Δ|}}} | - | | {{!}}{{!}} {{{process 2 sram hd Δ|}}} }} }}<!-- | -->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 sram hd|}}} {{#ifeq: {{{process 2 sram hd Δ|}}} | - | | {{!}}{{!}} {{{process 2 sram hd Δ|}}} }} }}<!-- | ||
-->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 sram hd|}}} {{#ifeq: {{{process 3 sram hd Δ|}}} | - | | {{!}}{{!}} {{{process 3 sram hd Δ|}}} }} }}<!-- | -->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 sram hd|}}} {{#ifeq: {{{process 3 sram hd Δ|}}} | - | | {{!}}{{!}} {{{process 3 sram hd Δ|}}} }} }}<!-- | ||
| Line 115: | Line 152: | ||
-->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{{process 6 sram hd|}}} {{#ifeq: {{{process 6 sram hd Δ|}}} | - | | {{!}}{{!}} {{{process 6 sram hd Δ|}}} }} }} | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{{process 6 sram hd|}}} {{#ifeq: {{{process 6 sram hd Δ|}}} | - | | {{!}}{{!}} {{{process 6 sram hd Δ|}}} }} }} | ||
|- | |- | ||
| − | | {{{process 1 sram lv|}}} | + | | {{{process 1 sram lv|}}} {{#ifeq: {{{process 1 sram lv Δ|}}} | - | | {{!}}{{!}} {{{process 1 sram lv Δ|}}} }}<!-- |
-->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 sram lv|}}} {{#ifeq: {{{process 2 sram lv Δ|}}} | - | | {{!}}{{!}} {{{process 2 sram lv Δ|}}} }} }}<!-- | -->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 sram lv|}}} {{#ifeq: {{{process 2 sram lv Δ|}}} | - | | {{!}}{{!}} {{{process 2 sram lv Δ|}}} }} }}<!-- | ||
-->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 sram lv|}}} {{#ifeq: {{{process 3 sram lv Δ|}}} | - | | {{!}}{{!}} {{{process 3 sram lv Δ|}}} }} }}<!-- | -->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 sram lv|}}} {{#ifeq: {{{process 3 sram lv Δ|}}} | - | | {{!}}{{!}} {{{process 3 sram lv Δ|}}} }} }}<!-- | ||
| Line 122: | Line 159: | ||
-->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{{process 6 sram lv|}}} {{#ifeq: {{{process 6 sram lv Δ|}}} | - | | {{!}}{{!}} {{{process 6 sram lv Δ|}}} }} }} | -->{{#if: {{{process 6 fab|}}}| {{!}}{{!}} {{{process 6 sram lv|}}} {{#ifeq: {{{process 6 sram lv Δ|}}} | - | | {{!}}{{!}} {{{process 6 sram lv Δ|}}} }} }} | ||
|- | |- | ||
| − | | {{{process 1 dram|}}} | + | | {{{process 1 dram|}}} {{#ifeq: {{{process 1 dram Δ|}}} | - | | {{!}}{{!}} {{{process 1 dram Δ|}}} }}<!-- |
-->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 dram|}}} {{#ifeq: {{{process 2 dram Δ|}}} | - | | {{!}}{{!}} {{{process 2 dram Δ|}}} }} }}<!-- | -->{{#if: {{{process 2 fab|}}}| {{!}}{{!}} {{{process 2 dram|}}} {{#ifeq: {{{process 2 dram Δ|}}} | - | | {{!}}{{!}} {{{process 2 dram Δ|}}} }} }}<!-- | ||
-->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 dram|}}} {{#ifeq: {{{process 3 dram Δ|}}} | - | | {{!}}{{!}} {{{process 3 dram Δ|}}} }} }}<!-- | -->{{#if: {{{process 3 fab|}}}| {{!}}{{!}} {{{process 3 dram|}}} {{#ifeq: {{{process 3 dram Δ|}}} | - | | {{!}}{{!}} {{{process 3 dram Δ|}}} }} }}<!-- | ||
Latest revision as of 16:45, 19 March 2025
| Process Name | |
|---|---|
| 1st Production | |
| Litho- graphy |
Lithography |
| Immersion | |
| Exposure | |
| Wafer | Type |
| Size | |
| Tran- sistor |
Type |
| Voltage | |
| Metal Layers | |
| Gate Length (Lg) | |
| Contacted Gate Pitch (CPP) | |
| Minimum Metal Pitch (MMP) | |
| SRAM bitcell |
High-Perf (HP) |
| High-Density (HD) | |
| Low-Voltage (LV) | |
| DRAM bitcell |
eDRAM |
| Value | |
|---|---|