Information for "intel/core i3/i3-8100"

Basic information

Display title	Core i3-8100 - Intel
Default sort key	Core i3-8100, Intel
Page length (in bytes)	4,583
Page ID	21517
Page content language	English (en)
Page content model	wikitext
Indexing by robots	Allowed
Number of redirects to this page	13
Counted as a content page	Yes
Number of subpages of this page	0 (0 redirects; 0 non-redirects)

Page protection

Edit	Allow all users (infinite)
Move	Allow all users (infinite)

Edit history

Page creator	ChipIt (talk \| contribs)
Date of page creation	14:24, 8 August 2017
Latest editor	95.52.211.32 (talk)
Date of latest edit	15:40, 19 July 2018
Total number of edits	35
Total number of distinct authors	8
Recent number of edits (within past 90 days)	0
Recent number of distinct authors	0

Page properties

Transcluded templates (23)	Templates used on this page: Template:abbr (edit) Template:arch (view source) (protected) Template:cache size (view source) (protected) Template:chip (view source) (protected) Template:coffee lake hardware accelerated video table (edit) Template:expansions entry (edit) Template:expansions main (edit) Template:integrated graphics (edit) Template:intel (view source) (protected) Template:intel title (view source) (protected) Template:istrue (view source) (protected) Template:link-intel (view source) (protected) Template:link-x86 (view source) (protected) Template:main (view source) (protected) Template:memory controller (edit) Template:packages/intel/fclga-1151 (edit) Template:packages/intel/lga-1151 (edit) Template:url parse anchor (view source) (protected) Template:url parse article (view source) (protected) Template:x86 (view source) (protected) Template:x86 features (view source) (protected) Module:chip (view source) Module:expansions (view source)

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Core i3-8100 - Intel#io +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has ecc memory support	false +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology +, OS Guard + and Identity Protection Technology +
has intel enhanced speedstep technology	true +
has intel identity protection technology support	true +
has intel secure key technology	true +
has intel supervisor mode execution protection	true +
has second level address translation support	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
l1$ size	256 KiB (262,144 B, 0.25 MiB) +
l1d$ description	8-way set associative +
l1d$ size	128 KiB (131,072 B, 0.125 MiB) +
l1i$ description	8-way set associative +
l1i$ size	128 KiB (131,072 B, 0.125 MiB) +
l2$ description	4-way set associative +
l2$ size	1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ description	16-way set associative +
l3$ size	6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) +
max memory bandwidth	35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) +
max memory channels	2 +
max pcie lanes	16 +
supported memory type	DDR3L-1600 + and DDR4-2400 +
x86/has memory protection extensions	true +
x86/has software guard extensions	true +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Basic information

Page protection

Edit history

Page properties