From WikiChip
Information for "cavium/octeon tx"
Basic information
| Display title | OCTEON TX - Cavium |
| Default sort key | OCTEON TX, Cavium |
| Page length (in bytes) | 3,741 |
| Page ID | 32730 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 0 |
| Counted as a content page | Yes |
| Number of subpages of this page | 2 (1 redirect; 1 non-redirect) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | 173.76.100.32 (talk) |
| Date of page creation | 17:24, 1 February 2019 |
| Latest editor | 173.76.100.32 (talk) |
| Date of latest edit | 17:35, 1 February 2019 |
| Total number of edits | 2 |
| Total number of distinct authors | 1 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (11) | Templates used on this page:
|
Facts about "OCTEON TX - Cavium"
| designer | Cavium + |
| first announced | May 2, 2016 + |
| full page name | cavium/octeon tx + |
| instance of | system on a chip family + |
| instruction set architecture | ARMv8 + |
| main designer | Cavium + |
| microarchitecture | ThunderX + |
| name | Cavium OCTEON TX + |
| package | 1676 BGA +, 676 FCBGA + and 555 FCBGA + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |