From WikiChip
Editing raim (memory)
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 5: | Line 5: | ||
[[IBM]] uses RAIM for their [[z/Architecture]] [[mainframes]] starting with the {{ibm|z196|l=arch}} architecture and most recently in their {{ibm|z14|l=arch}}. IBM uses [[RAID 3]]-style configuration. In those systems the memory controller unit (MCU) reserves an extra memory channel for the RAIM parity. | [[IBM]] uses RAIM for their [[z/Architecture]] [[mainframes]] starting with the {{ibm|z196|l=arch}} architecture and most recently in their {{ibm|z14|l=arch}}. IBM uses [[RAID 3]]-style configuration. In those systems the memory controller unit (MCU) reserves an extra memory channel for the RAIM parity. | ||
− | [[Intel]] uses RAIM (although they do not call it that way) [[RAID 1]]-style configuration | + | [[Intel]] uses RAIM (although they do not call it that way) [[RAID 1]]-style configuration where memory mirroring is employed in conjunction with standard ECC. |
{{stub}} | {{stub}} |