From WikiChip
Editing raim (memory)

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 2: Line 2:
 
'''Redundant Array of Independent Memory''' ('''RAIM''') is memory system architecture in which memory is made redundant through the use of additional memory modules and techniques such as striping, mirroring, or parity very similar to [[RAID]] used for storage. RAIM goes beyond typical error checking such as ECC and can recover from bit, lane, and even catastrophic memory channel failures.
 
'''Redundant Array of Independent Memory''' ('''RAIM''') is memory system architecture in which memory is made redundant through the use of additional memory modules and techniques such as striping, mirroring, or parity very similar to [[RAID]] used for storage. RAIM goes beyond typical error checking such as ECC and can recover from bit, lane, and even catastrophic memory channel failures.
  
== Implementations ==
 
 
[[IBM]] uses RAIM for their [[z/Architecture]] [[mainframes]] starting with the {{ibm|z196|l=arch}} architecture and most recently in their {{ibm|z14|l=arch}}. IBM uses [[RAID 3]]-style configuration. In those systems the memory controller unit (MCU) reserves an extra memory channel for the RAIM parity.
 
[[IBM]] uses RAIM for their [[z/Architecture]] [[mainframes]] starting with the {{ibm|z196|l=arch}} architecture and most recently in their {{ibm|z14|l=arch}}. IBM uses [[RAID 3]]-style configuration. In those systems the memory controller unit (MCU) reserves an extra memory channel for the RAIM parity.
  

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)