From WikiChip
Editing nvidia/nvlink
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 9: | Line 9: | ||
− | NVLink is designed to replace the inter-GPU-GPU communication from going over the PCIe lanes. It's worth noting that NVLink was also designed for CPU-GPU communication with higher bandwidth than PCIe. Although it's unlikely that NVLink would be implemented on an x86 system by either [[AMD]] or [[Intel]], [[IBM]] has collaborated with Nvidia to support NVLink on their [[POWER]] microprocessors. For | + | NVLink is designed to replace the inter-GPU-GPU communication from going over the PCIe lanes. It's worth noting that NVLink was also designed for CPU-GPU communication with higher bandwidth than PCIe. Although it's unlikely that NVLink would be implemented on an x86 system by either [[AMD]] or [[Intel]], [[IBM]] has collaborated with Nvidia to support NVLink on their [[POWER]] microprocessors. For support microprocessors, the NVLink can eliminate PCIe entirely for all links. |
Line 40: | Line 40: | ||
=== Data Rates === | === Data Rates === | ||
<table class="wikitable"> | <table class="wikitable"> | ||
− | <tr><th> </th><th>[[#NVLink 1.0|NVLink 1.0]]</th><th>[[#NVLink 2.0|NVLink 2 | + | <tr><th> </th><th>[[#NVLink 1.0|NVLink 1.0]]</th><th>[[#NVLink 2.0|NVLink 2.0]]</th></tr> |
− | <tr><th>Signaling Rate</th><td>20 GT/s</td><td>25 | + | <tr><th>Signaling Rate</th><td>20 GT/s</td><td>25 GT/s</td></tr> |
− | <tr><th>Lanes/Link</th><td>8</td><td>8 | + | <tr><th>Lanes/Link</th><td>8</td><td>8</td></tr> |
− | <tr><th>Rate/Link</th><td>20 | + | <tr><th>Rate/Link</th><td>20 GB/s</td><td>25 GB/s</td></tr> |
− | <tr><th>BiDir BW/Link</th><td>40 | + | <tr><th>BiDir BW/Link</th><td>40 GB/s</td><td>50 GB/s</td></tr> |
− | <tr><th>Links/Chip</th><td>4 (P100)</td><td>6 (V100 | + | <tr><th>Links/Chip</th><td>4 (P100)</td><td>6 (V100)</td></tr> |
− | <tr><th>BiDir BW/Chip</th><td>160 GB/s (P100)</td><td>300 GB/s (V100 | + | <tr><th>BiDir BW/Chip</th><td>160 GB/s (P100)</td><td>300 GB/s (V100)</td></tr> |
</table> | </table> | ||
Line 88: | Line 88: | ||
:[[File:dgx2 nvswitch baseboard diagram with two boards connected.svg|800px]] | :[[File:dgx2 nvswitch baseboard diagram with two boards connected.svg|800px]] | ||
− | |||
− | |||
− | |||
== References == | == References == | ||
− | |||
− | |||
* IEEE HotChips 29 (HC29), 2017 | * IEEE HotChips 29 (HC29), 2017 | ||
* IEEE HotChips 28 (HC28), 2016 | * IEEE HotChips 28 (HC28), 2016 | ||
− | |||
− | |||
[[category:nvidia]] | [[category:nvidia]] | ||
[[Category:interconnect_architectures]] | [[Category:interconnect_architectures]] |