From WikiChip
Editing mitsubishi/melps 4

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{mitsu title|MELPS 4}}
 
{{mitsu title|MELPS 4}}
−
{{ic family
+
The '''Mitsubishi MELPS 4''' is a family of [[4-bit architecture|4-bit]] [[microcontrollers]] developed by [[Mitsubishi]] and introduce in March of 1978. Originally designed using [[PMOS]] technology, a second chip '''MELPS 41''' was designed using [[CMOS]] technology.
−
| title            = Mitsubishi MELPS 4
 
−
| image            = <!-- Image representation of the IC family, e.g. "MCS-4.jpg"  -->
 
−
| caption          = <!-- description of the image                                  -->
 
−
| developer        = Mitsubishi
 
−
| manufacturer      = Mitsubishi
 
−
| type              = microcontrollers
 
−
| production start  = 1978
 
−
| arch              = <!-- architecture, e.g. "4-bit bit-slice"                      -->
 
−
| isa              = MELPS 4
 
−
| word              = 4 bit
 
−
| proc              = <!-- process, e.g. "8 μm"                                      -->
 
−
| tech              = pMOS
 
−
| tech 2            = CMOS
 
−
| clock min        = 100 kHz
 
−
| clock max        = 600 kHz
 
−
| package          = DIP28
 
−
| package 2        = DIP40
 
−
| package 3        = DIP42
 
−
| package 4        = DIP64
 
−
| package 5        = QFP68
 
−
}}
 
−
The '''MELPS 4''' was a family of {{arch|4}} [[microcontroller]]s developed by [[Mitsubishi]] and introduce in March of 1978. Originally designed using [[pMOS]] technology, a second chip '''MELPS 41''' (and later MELPS 42) was designed using [[CMOS]] technology.
 
  
−
== Members ==
+
{| class="wikitable" style="float: right;"
−
{| class="wikitable sortable"
+
! colspan="2" | Family Members
−
! colspan="7" | Family Members
 
−
|-
 
−
! Part !! ROM !! RAM !! Frequency !! I/O<br>Ports !! Package !! Notes
 
−
|-
 
−
| {{\|M58840}} || 2048x9-bit || 128x4-bit || 300 kHz - 600 kHz || 25 || DIP42 || incorporates a A/D converter
 
−
|-
 
−
| {{\|M58841}} || 2048x9-bit || 128x4-bit || 300 kHz - 600 kHz || 25 || DIP42 || Identical to {{\|M58840}}, except separate RESET (pin 20)
 
−
|-
 
−
| {{\|M58842S}} || || 128x4-bit || 300 kHz - 600 kHz || 25 || DIP64 || MELPS 4 System Evaluation Device (external ROM)
 
−
|-
 
−
| {{\|M58843}} || 1024x9-bit || 64x4-bit || 300 kHz - 600 kHz || 23  || DIP28 ||
 
−
|-
 
−
| {{\|M58844}} || 1024x9-bit || 64x4-bit || 300 kHz - 600 kHz || 36 || DIP40 || Same as {{\|M58843}}, more I/O
 
−
|-
 
−
| {{\|M58845}} || 2048x9-bit || 128x4-bit || 300 kHz - 600 kHz || 31  || DIP42 ||
 
−
|-
 
−
| {{\|M58846}} || 2048x9-bit || 128x4-bit || 300 kHz - 600 kHz || 31  || DIP42 ||
 
−
|-
 
−
| {{\|M58847}} || 2048x9-bit || 128x4-bit || 240 kHz - 400 kHz || 22  || DIP40 ||
 
−
|-
 
−
| {{\|M58494}} || 4096x10-bit || 32x4-bit || 100 kHz - 455 kHz || || QFP68,<br>QFP72 || "MELPS 41"
 
−
|-
 
−
| {{\|M58496}} || 2048x10-bit || 128x4-bit || 250 kHz - 525 kHz || 28 || QFP72 || "MELPS 42"
 
−
|-
 
−
| {{\|M58497}} || 2048x10-bit || 128x4-bit || 120 kHz - 260 kHz || 28 || QFP72 || "MELPS 42"
 
−
|}
 
−
 
 
−
=== Others ===
 
−
{| class="wikitable sortable"
 
 
|-
 
|-
 
! Part !! Description
 
! Part !! Description
 
|-
 
|-
−
| {{\|PCA0401}} || single-board system-evaluation computer for {{\|M58840}}
+
| {{mitsu|M58842S}} || MELPS 4 System Evaluation Device
−
|}
 
−
== Software Support ==
 
−
{| class="wikitable sortable"
 
−
|-
 
−
! No !! Language !! Name
 
 
|-
 
|-
−
| GBIASOOO1 || FORTRAN || MELPS 4 Cross Assembler-MELCOM 70
+
| {{mitsu|M58840-XXXP}} || Single-chip 4-bit microcontroller with A/D converter
 
|-
 
|-
−
| GBIASOO02 || FORTRAN || MELPS 4 Cross Assembler-MELCOM 7000 or COSMO 700
+
| {{mitsu|M58494-XXXP}} || Single-chip 4-bit microcontroller
−
|-
 
−
| GBISMOOO1 || FORTRAN || MELPS 4 Simulator-MELCOM 70
 
−
|-
 
−
| GBISPOOO1 || FORTRAN || MELPS 4 Paper-Tape Generation Program for PROM writer-MELCOM 70
 
−
|-
 
−
| GBISPOO02 || FORTRAN || MELPS 4 Paper-Tape Generation Program for PROM Writers-MELCOM 7000 and COSMO 700
 
−
|-
 
−
| GBIASOO03 || FORTRAN || MELPS 41 Cross Assembler-MELCOM 70
 
−
|-
 
−
| GBISMOO02 || FORTRAN || MELPS 41 Simulator-MELCOM 70
 
−
|-
 
−
| GBISPOO03 || FORTRAN || MELPS 41 Pape~-Tape Generation Program for PROM Writers-MELCOM 70
 
 
|}
 
|}
−
== Design ==
 
−
{{empty section}}
 
−
== ISA ==
 
−
{{empty section}}
 
−
== Documents ==
 
−
* [[:File:Mitsubishi MELPS 4 (1982).pdf|MELPS 4 (1982)]]
 
−
* [[:File:Mitsubishi MELPS 41-42 (1982).pdf|MELPS 41/42 (1982)]]
 
−
 
  
  

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

This page is a member of 1 hidden category:

Retrieved from "https://en.wikichip.org/wiki/mitsubishi/melps_4"
Facts about "MELPS 4 - Mitsubishi"
RDF feed
designerMitsubishi +
full page namemitsubishi/melps 4 +
instance ofmicrocontroller family +
instruction set architectureMELPS 4 +
main designerMitsubishi +
manufacturerMitsubishi +
nameMitsubishi MELPS 4 +
packageDIP28 +, DIP40 +, DIP42 +, DIP64 + and QFP68 +
technologypMOS + and CMOS +
word size4 bit (0.5 octets, 1 nibbles) +