From WikiChip
Editing microarchitecture
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 10: | Line 10: | ||
Modern microarchitectures are described using [[synthesizable]] [[hardware description language|HDLs]] such as [[Verilog]] or [[VHDL]]. The description of the circuit is known as [[RTL design]]. [[Register Transfer Level]] (RTL) can be efficiently described using HDL. Final RTL designs are then passed over for verification and then [[synthesis]] - converting the RTL into optimized gate level [[netlist]]. Those optimized netlists are then either [[place & route|mapped]] onto [[programmable devices]] such as [[FPGA]]s or get converted into geometric representations in what's known as the physical design stage. | Modern microarchitectures are described using [[synthesizable]] [[hardware description language|HDLs]] such as [[Verilog]] or [[VHDL]]. The description of the circuit is known as [[RTL design]]. [[Register Transfer Level]] (RTL) can be efficiently described using HDL. Final RTL designs are then passed over for verification and then [[synthesis]] - converting the RTL into optimized gate level [[netlist]]. Those optimized netlists are then either [[place & route|mapped]] onto [[programmable devices]] such as [[FPGA]]s or get converted into geometric representations in what's known as the physical design stage. | ||
− | + | ||
− | |||
{{stub}} | {{stub}} |